\$7.00 MULTIPLIERS/DIVIDERS PROM ROM HMSI PAL HAI MULTIPLIERS/DIVIDERS PROM ROM HMS PAL FIFO HI-REL HAL MULTIPLIERS/DIVIDERS PROM ROM HMSI PAL HAL FIFO HI-REL MULTIPLIERS/DIVIDERS PROM ROM **HMSI** PAL HAL FIFO HI-REL MULTIPLIERS/DIVIDERS PROM ROM HMSI PAL HAL FIFO HI-REL FIFE PROM HAL HI-REL ROM HMS PAL

ULTIPLIERS/DIVIDERS • PROM • ROM • HMSI • PAL • HAL • FIFO • HI-REL RITHMETIC ELEMENTS • INTERFACE • CHARACTER GENERATORS

RITHMETIC ELEMENTS
ARITHMETIC ELEMENTS
ARITHMETIC ELEMENTS
ARITHMETIC ELEMENTS
ARITHMETIC ELEMENTS
ARITHMETIC ELEMENTS
ARITHMETIC ELEMENTS

INTERFACE INTERFACE INTERFACE INTERFACE INTERFACE INTERFACE


CHARACTER GENERATORS
CHARACTER GENERATORS
CHARACTER GENERATORS
CHARACTER GENERATORS
.CHARACTER GENERATORS
CHARACTER GENERATORS
CHARACTER GENERATORS

BIPOLAR LSI
1982 DATABOOK FOURTH EDITION



BIPOLAR LSI

DATABOOK FOURTH EDITION





General Information

Representatives/Distributors

Die

Introduction

This book has been prepared to give the user a concise list of all Bipolar LSI Products offered by Monolithic Memories. It is divided by products into sections on HI REL, PROMS, ROMS, Character Generators, PAL, HAL, HMSI, FIFO, Arithmetic Elements Multiplier/Divider, Octal Interface, Leadless and Die. Each section has been designed to allow the user the most useable format for the products described. The PROM, ROM, and Character Generator sections give data in the "generic" form allowing a quick review of the trade-off between devices. Cross references and selection guides are given where applicable. FIFO, PAL, HMSI, Arithmetic Elements, Multipliers/Dividers and Octal Interface data sheets are shown in detail for each product. This LSI data book was formatted with you, the user, in mind. For more information, contact the local Monolithic Memories sales representative or franchised distributor.

Prices

All prices are in U.S. dollars and are subject to change without notice. Distributor costs are sufficed by ▲ (price increase) ▼ (price decrease), an N (new product).

Minimum Order Requirements

For all orders placed on the factory there is a minimum order requirement of \$1000 (\$250 per line item) except for the following:

ROMS/HAL — For masked programmable read-only memories and hard array logic there is a minimum order requirement of \$2500 and 500 units, plus a one time (per bit pattern) mask charge of \$750.

Terms

Net 30 days from date of invoice, FOB Sunnyvale, California.

Commercial/Military Limits

The letter codes "C" and "M" are used to denote commercial and military level device limits as follows:

Package Codes

All devices ordered must include a package code as a suffix to the part number. The package code definitions are as shown below.

| PACKAGE CODE | DESCRIPTION |
|--------------|----------------------------------|
| J | Ceramic dual-in-line |
| JS | Ceramic SKINNYDIP™ |
| N | Plastic dual-in-line |
| D | Side brazed ceramic dual-in-line |
| F | Flat pack |
| W | Cerpak |
| L | Leadless |

See "Part Numbering Systems" for complete part descriptions.


Screening Options

| PROCESS LEVEL | PART MARKING |
|--|------------------|
| MIL-STD-883 Method 5004 and 5005 Level B | 883B (Suffix) |
| MIL-STD-883 Method 5004 and 5005 Level C | 883C (Suffix) |
| MIL-STD-883 Method 5004 Modified | B (Suffix) |


SKINNYDIP is a registered trademark of Monolithic Memories

Part Numbering Systems


PAL/HAL




Octal Interface



NiCR PROMS — ROMS Character Generator-Logic



High Performance Ti-W PROMs



Introduction

Table of Contents

| | TION | | CHARACTI | ER GENERATORS | |
|------------------------|--|------|--------------|--|------|
| | ormation | | Character Ge | enerator Selection Guide | 5-3 |
| | itents | | | | |
| Numerical In | dex | 1-6 | 50/6055 | 5x7 Character Generator RS64 | |
| Product Assu | rance Program | 1-8 | 51/6155 | 5x7 Character Generator RS64 | |
| | | | 6056 | 5x7 Character Generator CS64 | |
| | | | 6156 | 5x7 Character Generator CS64 | |
| | | | 6071 | 7x9 Character Generator RS64 | |
| HI-REL PRO | ODUCTS | 2-1 | 6171 | 7x9 Character Generator RS64 | 5-9 |
| | | 7. | 6061 | 5x7 Character Generator RS128 | |
| | | | 6161 | 5x7 Character Generator RS128 | |
| | | | 6072 | 7x9 Character Generator RS128 | |
| DD 014- | | | 6172 | 7x9 Character Generator RS128 | |
| PROMs | | | 52/6290 | 7x9 Custom Character Generator RS128 | |
| Bipolar PROI | M Cross Reference Guide | 3-2 | 52/6291 | 7x9 Custom Character Generator RS128 | |
| | M Cross Reference Guide | | 52/6292 | 7x9 Custom Character Generator RS128 | |
| 1.5 | | | 52/6293 | 7x9 Custom Character Generator RS128 | 5-15 |
| 53/6300-1 | 256x4 Bit PROM, Standard | | | | |
| 53/6301-1 | 256x4 Bit PROM, Standard | | PAL | | |
| 53/6305-1 | 512x4 Bit PROM, Standard | | The DAL Co | oncept | 6.0 |
| 53/6306-1 | 512x4 Bit PROM, Standard | | | | 0-2 |
| 53/6350-1 | 1024x4 Bit PROM, Standard | | | 20 Data Sheet | |
| 53/6351-1 | 1024x4 Bit PROM, Standard | 3-4 | | Octal 10 Input And-Or Gate Array | |
| 53/6352-1 | 1024x4 Bit PROM, Standard | 3-4 | | Hex 12 Input And-Or Gate Array | |
| 53/6353-1 | 1024X4 Bit PROM, Standard | 3-4 | PAL14H4 | | |
| 53/6388-1 | 2048x4 Bit PROM, Standard | 3-4 | PAL16H2 | | |
| 53/6389-1 | 2048x4 Bit PROM, Standard | | PAL16C1 | | |
| 53/6330-1 | 32x8 Bit PROM, Standard | | PAL10L8 | | |
| 53/6331-1 | 32x8 Bit PROM, Standard | 3-4 | PAL12L6 | | |
| 53/6308-1 53/6309-1 | 256x8 Bit PROM, Standard | | PAL14L4 | | |
| | 256x8 Bit PROM, Standard | 3-4 | PAL16L2 | | |
| 6335-1 | 256x8 Bit PROM, Standard | | PAL16L8 | | |
| 6336-1 | | | PAL16R8 | | 6-10 |
| 53/6340-1 | 512x8 Bit PROM, Standard | | PAL16R6 | | |
| 53/6341-1 | 512x8 Bit PROM, Standard | | PAL16R4 | | |
| 53/6348-1 | 512x8 Bit PROM, Standard | | PAL16x4 | | |
| 53/6349-1 | 512x8 Bit PROM, Standard | | PAL16A4 | Quad 16 Input Registered And-Or-Xor Gate Array | 6-10 |
| 53/6380-1 | 1024x8 Bit PROM, Standard | | PAL Series 2 | 24 Data Sheet | |
| 53/6381-1 | 1024x8 Bit PROM, Standard | | | D Deca 12 Input And-Or-Invert Gate Array | 6-34 |
| 53/6340-2 | 512x8 Bit PROM, Standard | | PAL14L8 | | |
| 53/6341-2 | 512x8 Bit PROM, Standard | 3-13 | PAL16L6 | | |
| 53/6348-2 53/6349-2 | | | PAL18L4 | | |
| | 512x8 Bit PROM, Standard | 3-17 | PAL20L2 | | |
| 53/6389-2 | 2048x4 Bit PROM, Standard | | PAL20C1 | | |
| 53/6380-2 | 1024x8 Bit PROM, Standard | | | Deca 20 Input And-Or-Invert Gate Array | 6-34 |
| 53/6381-2 | 1024x4 Bit PROM, Standard | 3-24 | | Deca 20 Input Registered And-Or-Xor Gate Array | |
| Standard PR | OM Programming Instructions | 3-28 | | Octal 20 Input Registered And-Or-Xor-Gate Array | |
| | | | | Quad 20 Input Registered And-Or-Xor Gate Array | |
| Ti-W Introduc | otion | 3-31 | · / LLO/() | adda 25 mpat riogistorea rina er ner date rinay | |
| | | | | | |
| 53/63S130 | 256x4 Bit PROM, Ti-W | 3-33 | HAL | | |
| 53/63S141 | 256x4 Bit PROM, Ti-W | 3-33 | HAL | | |
| 53/63S240 | 512x4 Bit PROM, Ti-W | 3-33 | | 20 Data Sheet | |
| 53/63S241 | 512x4 Bit PROM, Ti-W | 3-33 | HAL10H8 | 3 Octal 10 Input And-Or Gate Array | 7-2 |
| 53/63LS140 | 256x4 Bit PROM, Ti-W | 3-37 | HAL12H6 | Hex 12 Input And-Or Gate Array | 7-2 |
| 53/63LS141 | 256x4 Bit PROM, Ti-W | 3-37 | HAL14H4 | Quad 14 Input And-Or Gate Array | 7-2 |
| 53/63LS240 | 512x4 Bit PROM, Ti-W | 3-37 | | 2 Dual 16 Input And-Or Gate Array | |
| 53/63LS241 | 512x4 Bit PROM, Ti-W | 3-37 | | 16 Input And-Or/And-Or-Invert Gate Array | |
| 52/62D A 441 | 1024x4 Bit PROM, Registered | 2.41 | HAL10L8 | | |
| | The state of the s | | HAL12L6 | | |
| Ti-W Progran | nming Instructions | 3-46 | HAL14L4 | | |
| 5 | | | | Dual 16 Input And-Or-Invert Gate Array | |
| | | | | Octal 16 Input And-Or-Invert Gate Array | |
| 2011 | | | HAL16R8 | Octal 16 Input Registered And-Or Gate Array | 7-2 |
| NOM2 | | | HAL16R6 | Hex 16 Input Registered And-Or Gate Array | 7-2 |
| Generic RON | # Selection Guide | 4-2 | HAL16R4 | Quad 16 Input Registered And-Or Gate Array | 7-2 |
| | | | | Quad 16 Input Registered And-Or-Xor Gate Array | 7-2 |
| 52/6280-1 | 1024x8 Bit ROM, Standard | | HAL16A4 | Quad 16 Input Registered And-Carry-Or-Xor | |
| 52/6281-1 | 1024x8 Bit ROM, Standard | | | Gate Array | 7-2 |
| 52/6280-2 | 1024x8 Bit ROM, Standard | | HAL Carias (| 24 Data Sheet | |
| 52/6281-2 | 1024x8 Bit ROM, Standard | | | | 7 00 |
| 52/6282-1 | 1024x8 Bit ROM, Standard | | | 0 Deca 12 Input And-Or-Invert Gate Array | |
| 52/6283-1 | 1024x8 Bit ROM, Standard | | | Octal 14 Input And Or Invert Gate Array | |
| 52/6260-1 | 1024x9 Bit ROM, Standard | | HAL16L6 | | |
| 52/6261-1 | 1024x9 Bit ROM, Standard | | PAL18L4 | | |
| 52/6255-1 | 1024x10 Bit ROM, Standard | | HAL20L2 | | |
| 52/6256-1 | 1024x10 Bit ROM, Standard | | | 20 Input And-Or/And-Or Invert Gate Array | |
| 52/6290 | 1152x9 Bit ROM, Standard | | | 0 Deca 20 Input And-Or-Invert Gate Array | |
| 52/6291 | 1152x9 Bit ROM, Standard | | | O Deca 20 Input Registered And-Or-Xor Gate Array | |
| 52/6275-1 | 2048x8 Bit ROM, Standard | | | Octal 20 Input Registered And-Or-Xor Gate Array | |
| 52/6276-1 | 2048x8 Bit ROM, Standard | 4-2 | HAL20X4 | Quad 20 Input Registered And-Or-Xor Gate Array | 1-26 |
| | | | | | |

1

Table of Contents

| HMSI | | | OCTAL INTERF | ACE (continued) | |
|------------------------------|--|--------|----------------------------------|--|-------|
| HMSI Selection | Guide | . 8-2 | | Octal Register, Invert | 12-18 |
| | | | | Octal Latch with 32mA Outputs | |
| SN54/74LS461 | Octal Counter | | SN54S532 | Octal Register with 32mA Outputs | 12-21 |
| SN54/74LS498 | Octal Shift Register | 8-8 | SN74S535 | Octal Latch with 32mA Outputs, Invert | 12-23 |
| SN54/74LS380 | Multifunction Octal Register | | SN74S536 | Octal Register with 32mA Outputs, Invert | 12-23 |
| SN54/74LS491 | 10-Bit Counter | | Interfoce Test Los | id/Waveforms | 10.00 |
| SN54/74LS450 | 16:1 Mux | | interface rest Loa | id/waveionns | 12-20 |
| SN54/74LS451 SN54/74LS453 | Quad 4:1 Mux | | e again (Alexander) | A Company of the Comp | |
| | | | LEADLESS CHIP | CARRIER | |
| HMSI Appendix | | . 8-33 | | | |
| | | | PAL | | |
| | | | PAL10H8ML883B | Octal 10 Input and-Or Gate Array, | |
| | | | Assetta (A.) | Leadless | 13-3 |
| | | | PAL12H6ML883B | | |
| | | | 54444444000D | Leadless | 13-3 |
| | | | PAL14H4ML883B | | 40.0 |
| L0400 | •••••• | . 0-00 | DAL 1CLIONAL GOOD | Leadless | 13-3 |
| | | | PAL16H2ML883B | Dual Input And-Or Gate Array, Leadless | 13-3 |
| FIFO | | | PAL16C1ML883B | | 13-3 |
| • | | | I AL TOO TWILLOOD | Leadless | 13-3 |
| FIFO Selection | Guide | . 9-2 | PAL10L8ML883B | Octal 10 Input And-Or-Invert Gate Array, | |
| | | | | Leadless | 13-3 |
| C57/67401 | 64x4 First-In First-Out, Cascadable | | PAL12L6ML883B | Hex 12 Input And-Or-Invert Gate Array, | |
| C57/67402 | 64x5 First-In First-Out, Cascadable | | Compared to the control of the | Leadless | 13-3 |
| C57/67401A C57/67402A | 64x4 First-In First-Out, Cascadable | | PAL14L4ML883B | Quad 14 Input And-Or-Invert Gate Array, | |
| 57/67401A | 64x4 First-In First-Out, Cascadable | | | Leadless | 13-3 |
| 57/67402A | 64x5 First-In First-Out | | PAL16L2ML883B | Dual 16 Input And-Or-Invert Gate Array, | |
| 57/67401 | 64x4 First-In First-Out | | DAL 10LOME 000D | Leadless | 13-3 |
| 57/67402 | 64x5 First-In First-Out | | PAL16L8ML883B | Octal 16 Input And-Or-Invert Gate Array, Leadless | 13-3 |
| | | | PAL16R8ML883B | Octal 16 Input Registered And-Or Gate | 13-3 |
| | 그리는 얼마나 마음이 됐다. 이 얼마나 나는 이 | | I AL IONOMILOOSE | Array, Leadless | 13-3 |
| | 그 사람이 하면 이렇게 되는 것이 되었다. 그렇 | | PAL16R6ML883B | Hex 16 Input Registered And-Or Gate | |
| ARITHMETIC | ELEMENTS AND LOGIC | | | Array, Leadless | 13-3 |
| Arithmetic Flom | ents and Logic Selection Guide | 10.0 | PAL16R4ML883B | Quad 16 Input Registered And-Or Gate | |
| Anument Elem | ents and Logic Selection Guide | 10-2 | | Array, Leadless | 13-3 |
| SN54/74S381 | Arithmetic Logic Unit/Function Generator | 10-3 | | | |
| SN54/74S182 | Look-Ahead Carry Generator | | | | |
| 5/6086 | 10-Bit Sine Look Up Table | | OCTAL INTERFAC | DE CONTRACTOR DE LA CON | |
| 5/6087 | 10-Bit Sine Look Up Table | 10-9 | SN54LS240L883B | Octal Buffer, Invert, Leadless | 13-3 |
| | | | SN54LS241L883B | Octal Buffer, Leadless | 13-3 |
| MULTIPLIERS | /DIVIDERS | | SN54LS244L883B | | |
| 4.344 | | 44.0 | SN54S240L883B | Octal Buffer, Invert, Leadless | |
| Multiplier/Divide | r Selection Guide | 11-2 | SN54S241L883B | Octal Buffer, Leadless | |
| SN54/74S508 | 8x8 Multiplier/Divider | | SN54S244L883B | Octal Buffer, Leadless | |
| 57/67558 | 8x8 Multiplier | | SN54LS373L883B SN54LS374L883B | | |
| 57/67558-1 | 8x8 Multiplier | 11-17 | SN54S373L883B | Octal Latch, Leadless | |
| | | | SN54S374L883B | Octal Register, Leadless | |
| OCTAL INTER | RFACE | | SN54LS245L883B | | |
| Octal Interface | Selection Guide | 12-2 | SN54LS273L883B | Octal Register with Clear, Leadless | |
| | | | SN54LS377L883B | | |
| SN54/74LS210 | Octal Buffer, Invert | | | Leadless | 13-3 |
| SN54/74LS240 | Octal Buffer, Invert | | | | |
| SN54/74LS241 | Octal Buffer | | | | |
| SN54/74LS244 SN54/74S210 | Octal Buffer | | BIPOLAR PROM | | |
| SN54/74S210 SN54/74S240 | Octal Buffer, Invert | | 5308-1L883B | 256x8 Bit PROM, Leadless | 13-3 |
| SN54/74S241 | Octal Buffer | | 5309-1L883B | 256x8 Bit PROM, Leadless | |
| SN54/74S244 | Octal Buffer | | | | |
| SN54/74LS310 | Octal Buffer with Schmitt Trigger, Invert | | | | |
| SN54/74LS340 | Octal Buffer with Schmitt Trigger, Invert | | | 그 경기 이 사람이 가장 하는 것이 아니다. 그 사람들은 사람이 되었다. | |
| SN54/74LS341 | Octal Buffer with Schmitt Trigger | | | | |
| SN54/74LS344 | Octal Buffer with Schmitt Trigger | 12-7 | DIE | | |
| SN54/74LS245 | Octal Transceiver | | Die Selection Gui | de | 14-3 |
| SN54/74LS645 | Octal Transceiver | | | s | 14-4 |
| | Octal Transceiver | 12-11 | | 어린 이 이 물이 되고 있다면 한다. 이 이 모양하고 살았다. 이 | |
| SN54/74LS273 | Octal Register w/Master Reset and Clock Enable | 10 10 | | | |
| SN54/74LS377 | Octal Register w/Master Reset and Clock | 12-13 | GENERAL INFOR | WATION | |
| 31134/14L33// | Enable | 12-13 | | ns and Waveforms | 15.0 |
| SN54/74LS373 | Octal Latch | | | ramming Input Format | |
| SN54/74LS374 | Octal Register | | | al Literature | |
| SN54/74S373 | Octal Latch | | | S | |
| SN54/74S374 | Octal Register | | . conago Diamingo | | |
| SN54/74LS533 | Octal Latch, Invert | | | | |
| SN54/74LS534 | Octal Register, Invert | | | 있다면 얼룩하는 그 그 그리 화면적 그라고 | أنصف |
| SN54/74S533 | Octal Latch, Invert | 12-18 | REPRESENTATIVE | S AND DISTRIBUTORS | 16-1 |
| | | | | | |

| | | Numerical | Index | | |
|----------|------|--|--|--------------|--------------------------------|
| C57401 | 9-3 | PAL10H8ML883B | 13-3 | 5351-1 | 3-4 |
| C57401A | 9-3 | PAL10L8ML883B | 13-3 | 5352-1 | 3-4 |
| C57402 | 9-3 | PAL12H6ML883B | 13-3 | 5353-1 | 3-4 |
| C57402A | 9-3 | PAL12L6ML883B | 13-3 | 5380-1 | 3-4 |
| 00.102. | | PAL14H4ML883B | 13-3 | 5380-2 | 3-24 |
| C67401 | 9-3 | PAL14L4ML883B | 13-3 | 5381-1 | 3-4 |
| C67401A | 9-3 | PAL16C1ML883B | 13-3 | 5381-2 | 3-24 |
| C67402 | 9-3 | PAL16H2ML883B | 13-3 | 5388-1 | 3-4 |
| | 9-3 | PAL16L2ML883B | 13-3 | 5389-1 | 3-4 |
| C67402A | 9-3 | | | | |
| | | PAL16L8ML883B | 13-3 | 5389-2 | 3-21 |
| DIE | 14-3 | PAL16R4ML883B | 13-3 | | |
| | | PAL16R6ML883B | 13-3 | 54LS210 | 12-3 |
| HAL10H8 | 7-2 | PAL16R8ML883B | 13-3 | 54LS240 | |
| HAL10L8 | 7-2 | 5055 | 5-7 | | 12-3 |
| HAL12H6 | 7-2 | 5086 | 10-9 | 54LS240L883B | 13-3 |
| HAL12L6 | 7-2 | 5087 | 10-9 | 54LS241 | 12-3 |
| HAL14H4 | 7-2 | 5155 | | 54LS241L883B | 13-3 |
| HAL14L4 | 7-2 | | 5-7 | 54LS244 | 12-3 |
| HAL16A4 | 7-2 | 5255-1 | 4-2 | 54LS244L883B | 13-3 |
| HAL16C1 | 7-2 | 5256-1 | 4-2 | 54LS245 | 12-9 |
| HAL16H2 | 7-2 | 5260-1 | 4-2 | 54LS245L883B | 13-3 |
| HAL16L2 | 7-2 | 5261-1 | 4-2 | 54LS273 | 12-13 |
| | 7-2 | 5275-1 | 4-2 | 54LS273L883B | 13-3 |
| HAL16L8 | | 5276-1 | 4-2 | 54LS310 | 12-7 |
| HAL16R4 | 7-2 | 5280-1 | 4-2 | 54LS340 | 12-7 |
| HAL16R6 | 7-2 | 5280-2 | 4-2 | 54LS341 | 12-7 |
| HAL16R8 | 7-2 | 5281-1 | 4-2 | | 12-7 |
| HAL16X4 | 7-2 | 5281-2 | 4-2 | 54LS344 | |
| HAL12L10 | 7-26 | 5282-1 | 4-2 | 54LS373 | 12-15 |
| HAL14L8 | 7-26 | 5283-1 | 4-2 | 54LS373L883B | 13-3 |
| HAL16L6 | 7-26 | 5290 | 5-15 | 54LS374 | 12-15 |
| HAL18L4 | 7-26 | 5291 | 5-15 | 54LS374L883B | 13-3 |
| HAL20C1 | 7-26 | | | 54LS377 | 12-13 |
| HAL20L2 | 7-26 | 5292 | 5-15 | 54LS377L883B | 13-3 |
| HAL20L10 | 7-26 | 5293 | 5-15 | 54LS533 | 12-18 |
| HAL20X4 | 7-26 | 53LS140 | 3-37 | 54LS534 | 12-18 |
| HAL20X8 | 7-26 | 53LS141 | 3-37 | 54LS645 | 12-11 |
| HAL20X10 | 7-26 | 53LS240 | 3-37 | 54LS645-1 | 12-11 |
| PAL10H8 | 6-10 | 53LS241 | 3-37 | 54S182 | 10-6 |
| | 6-10 | 53RA441 | 3-41 | 54S210 | 12-3 |
| PAL10L8 | | 53S140 | 3-33 | 54S240 | 12-3 |
| PAL12H6 | 6-10 | 53S141 | 3-33 | 54S240L883B | 13-3 |
| PAL12L6 | 6-10 | 53\$240 | 3-33 | 54S241 | 12-3 |
| PAL12L10 | 6-34 | 53S241 | 3-33 | 54S241L883B | 13-3 |
| PAL14H4 | 6-10 | | | | |
| PAL14L4 | 6-10 | 5300-1 | 3-4 | 54S244 | 12-3 |
| PAL14L8 | 6-34 | 5301-1 | 3-4 | 54S244L883B | 13-3 |
| PAL16A4 | 6-10 | 5305-1 | 3-4 | 54S373 | 12-15 |
| PAL16C1 | 6-10 | 5306-1 | 3-4 | 54S373L883B | 13-3 |
| PAL16H2 | 6-10 | 5308-1 | 3-4 | 54\$374 | 12-15 |
| PAL16L2 | 6-10 | 5308-1L883B | 13-3 | 54S374L883B | 13-3 |
| PAL16L6 | 6-34 | 5309-1 | 3-4 | 54S381 | 10-3 |
| PAL16L8 | 6-10 | 5309-1L883B | 13-3 | 548508 | 11-3 |
| PAL16R4 | 6-10 | 5330-1 | 3-4 | 54S533 | 12-18 |
| PAL16R6 | 6-10 | 5331-1 | 3-4 | 54S534 | 12-18 |
| | 6-10 | | and the second s | J72377 | 14-10 |
| PAL16R8 | | 5340-1 | 3-4 | | |
| PAL16X4 | 6-10 | 5340-2 | 3-13 | | |
| PAL18L4 | 6-34 | 5341-1 | 3-4 | 57401 | 9-13 |
| PAL20C1 | 6-34 | 5341-2 | 3-13 | 57401A | 9-13 |
| PAL20L2 | 6-34 | 5348-1 | 3-4 | 57402 | 9-13 |
| PAL20L10 | 6-34 | 5348-2 | 3-17 | 57402A | 9-13 |
| PAL20X4 | 6-34 | 5349-1 | 3-4 | 57558 | 11-17 |
| | | 1 (A. L. A. 2002) 1 (A. C. 1984) 1 (| | | and the supplementation of the |
| PAL20X8 | 6-34 | 5349-2 | 3-17 | 57558-1 | 11-17 |

Numerical Index

| 6055 | 5-7 | 63S241 | 3-33 | 74LS210 | 12-3 |
|--------------|--------------|---------|-------|-----------|-------|
| 6056 | 5-8 | 6300-1 | 3-4 | 74LS240 | 12-3 |
| 6061 | 5-10 | 6301-1 | 3-4 | 74LS241 | 12-3 |
| 6071 | 5-9 | 6305-1 | 3-4 | 74LS244 | 12-3 |
| 6072 | 5-12 | 6306-1 | 3-4 | 74LS245 | 12-9 |
| 6086 | 10-9 | 6308-1 | 3-4 | 74LS273 | 12-13 |
| 6087 | 10-9 | 6309-1 | 3-4 | 74LS310 | 12-7 |
| 6155 | 5-7 | 6330-1 | 3-4 | 74LS340 | 12-7 |
| 6156 | 5-8 | 6331-1 | 3-4 | 74LS341 | 12-7 |
| 6161 | 5-10 | 6335-1 | 3-4 | 74LS344 | 12-7 |
| 6171 | 5-9 | 6336-1 | 3-4 | 74LS373 | 12-15 |
| 6172 | 5-12 | 6340-1 | 3-4 | 74LS374 | 12-15 |
| | | 6340-2 | 3-13 | 74LS377 | 12-13 |
| 6255-1 | 4-2 | 6341-1 | 3-4 | 74LS533 | 12-18 |
| 6256-1 | 4-2 | 6341-2 | 3-13 | 74LS534 | 12-18 |
| 6260-1 | 4-2 4-2 | 6348-1 | 3-4 | 74LS645 | 12-11 |
| 6261-1 | 4-2 4-2 | 6348-2 | 3-17 | 74LS645-1 | 12-11 |
| 6275-1 | 4-2 4-2 | 6349-1 | 3-4 | 74S182 | 10-6 |
| 6276-1 | 4-2 4-2 | 6349-2 | 3-17 | 74S210 | 12-3 |
| 6280-1 | 4-2 | 6350-1 | 3-4 | 74S240 | 12-3 |
| 6280-2 | 4-2 | 6351-1 | 3-4 | 74S241 | 12-3 |
| 6281-1 | 4-2 4-2 | 6352-1 | 3-4 | 74S244 | 12-3 |
| 6281-2 | 4-2 4-2 | 6353-1 | 3-4 | 74S373 | 12-15 |
| 6283-1 | 4-2 4-2 | 6380-1 | 3-4 | 74S374 | 12-15 |
| 6290 | 5-15 | 6380-2 | 3-24 | 74S381 | 10-3 |
| 6290 6291 | 5-15 5-15 | 6381-1 | 3-4 | 74S508 | 11-3 |
| 0291 | 3-13 | 6381-2 | 3-24 | 74S531 | 12-21 |
| | | 6388-1 | 3-4 | 74S532 | 12-21 |
| 63LS140 | 3-37 | 6389-1 | 3-4 | 74S533 | 12-18 |
| 63LS141 | 3-37 | 6389-2 | 3-21 | 74S534 | 12-18 |
| 63LS240 | 3-37 | 67401 | 9-13 | 74\$535 | 12-23 |
| 63LS241 | 3-37 | 67401A | 9-13 | 74S536 | 12-23 |
| 63RA441 | 3-41 | 67402 | 9-13 | | |
| 63S140 | 3-33 | 67402A | 9-13 | | |
| 63S141 | 3-33 | 67558 | 11-17 | | |
| 63\$240 | 3-33 | 67558-1 | 11-17 | | |
| | | | | | |

Quality System

The quality system at Monolithic Memories is based on MIL-Q-9858, "Quality Program Requirements," MIL-I-45208, "Inspection System Requirements," and MIL-M-38510, Appendix A, "Product Assurance Program." MIL-M-38510 plays a significant role in structuring Monolithic Memories' quality program.

Monolithic Memories' facilities in Sunnyvale were certified in June of 1977 by DESC, Defense Electronics Supply Center, to manufacture and qualify to Class B and Class C Schottky Bipolar PROMs, ROMs and RAMs in accordance with the requirements of MIL-M-38510. This certification included a successful audit of our quality system to the stringent requirements of Appendix A of MIL-M-38510 which defines a Product Assurance Program tailored for integrated circuit manufacturers by DESC. This same quality system has also met the strict requirements of both "controlled" and "captive" line programs connected with our special Hi-Rel programs.

The quality accent at Monolithic Memories is on process control as reflected in the use of many monitors and audits rather than gate inspections. This philosophy is consistent with building in quality and reliability rather than attempting to screen for it.

Process Control

Monolithic Memories' advanced low-power Schottky TTL process uses such techniques as redundant masking to reduce random defects and self-aligning masking to reduce active chip area. Although more costly than the standard SSI or MSI Schottky TTL processes, these approaches yield better quality, increased reliability and lower overall cost due to higher net die per wafer. During the initial production stages of new designs and periodically thereafter, engineering characterizes the design-process compatibility by careful sample selection of lots reflecting process variable extremes.

Screening

Much of the assembly (packaging only) is performed offshore at our Penang, Malaysia facility. The facility has been qualified and is routinely monitored for conformance to MIL-STD-883 by Monolithic Memories' military customers as well as by Monolithic Memories' Quality Control Department. All standard military hermetic Monolithic Memories products are 100% screened to MIL-STD-883 Class C. This includes:

- Pre-cap inspection.*
- High-temperature storage at 150°C.
- Temperature cycling. -65°C to +150°C.
- · Constant acceleration.
- · Fine and gross leak.
- · Final electrical test.
- · Q.A. sample acceptance testing.

Standard commercial hermetic product receives the following screens and monitors to insure the highest possible product quality.

- Pre-cap inspection*
- · High temperature storage
- Temperature cycle
- Constant acceleration
- Fine and gross leak
- Daily monitors in lieu of 100% screening which insure the AQL levels before are

met or exceeded.

Final electrical test

The product assurance levels which Monolithic Memories guarantees are listed in the table on this page.

Reliability Engineering maintains product surveillance through routine sampling and submission to MIL-STD-883, method 5005, qualification testing. Additional step-stress and extended (limit) testing conditions are used when warranted. In general, failure rates have been found to be two orders of magnitude better than MIL-HDBK-217 estimates.

The quality organization is defined into three departments:


- · Quality control
- Quality assurance
- · Reliability assurance

Quality Assurance (AQL) Levels

| TEST | LEVEL I COMMERCIAL (%) | LEVEL II MILITARY (%) |
|---------------------------------------|---------------------------|--------------------------|
| Hermeticity (includes fine and gross) | 0.65 | 0.4 |
| Electrical | | |
| DC at 25°C | .40 | .25 |
| Functional at 25°C | .40 | .25 |
| AC at 25°C | .65 | .40 |
| DC at Temperature Extremes | .65 | .65 |
| Functional at Temperature Extremes | .65 | .65 |
| AC at Temperature Extremes | 1.5 | 1.5 |

^{*&#}x27;Modified for LSI.

^{*} Modified MIL-STD-883 Pre cap.



Military Programs

Monolithic Memories has participated in the Trident Missile program since 1975. This participation has involved two manufacturing concepts for the production of components of the highest reliability.

Controlled Line — This concept place Monolithic Memories manufacturing documentation and equipment under customer control and concurrence with any change.

Captive Line — This concept defines the equipment and controls supplies to be used. Monolithic Memories documents the systems and provides the semiconductor expertise. The customer controls the Process Documentation.

The Military Programs Department is involved in TRIDENT, DISCUSS, MX, F-18, MK500, and various NASA/SPACE PROGRAMS are trademarks of PAL and The Programmable Solution. Our products have the capability of meeting full radiation requirements of neutron, gamma dot and ionizing environments.

Our facility has DOD clearance and we have the capability to participate in customer analysis of our designs. These analyses may lead to design changes which enhance the product capability in hostile environments. Products which have been qualified for these advanced programs are:

5301 - 1K NICR PROM

5300 — 1K Gold PROM

5341 - 4K NICR PROM

5206 — 2K ROM (5306 NICR PROM Equivalent)

5341 — 4K PROM 5381 — 8K PROM

By the very nature of demanding markets we serve, quality must be inherent in every Monolithic Memories product. It is our conviction that quality derives from a state of mind; that is, it is possible to product fine products only if the quality standards throughout the organization are uniformly high. At Monolithic Memories, we work at weaving quality into the entire company culture so that it shall not be necessary to try and add it on at the end of a manufacturing process by redundant testing or inspection procedures.

Military Products

Monolithic Memories' Hi-Reliability Program offers a broad line of industry standard Bipolar LSI components processed and tested to Military standards. All Hi-Reliability products can be purchased screened to Classes B or C of MIL-STD-883B, Method 5004.

Screening Options

| PROCESS LEVEL | PART MARKING |
|--|------------------|
| MIL-STD-883 Method 5004 and 5005 Level B | 883B (Suffix) |
| MIL-STD-883 Method 5004 and 5005 Level C | 883C (Suffix) |
| MIL-STD-883 Method 5004 Modified | B (Suffix) |

Monolithic Memories "883B"

This part receives full screening and quality conformance inspection to MIL-STD-883 per Method 5004 and 5005 Level B. It is a cost effective alternative to achieve "JAN" type product. Parts screened to this level are used industry wide and are established as very high reliability product.

Monolithic Memories "883C"

This part receives full screening and quality conformance inspection per MIL-STD-883 Method 5004 and 5005 Level C. It is a high quality military processed part to be used when there is no burn-in requirement. Or it can be upgraded to a full Level B processed product.

Monolithic Memories "B"

This part is processed to MIL-STD-883 Method 5004 Level B with modified final testing. It is a cost effective Level B product, which has passed Method 5005 Table I, statistical sampling over the full temperature range plus a self imposed PDA of less than 10%

Other Hi-Rel Capability

In addition to the broad line of military components offered by Monolithic Memories, we have additional capability to process produce products to extreme reliability standards.

SEM to MIL-STD-883 Method 2018

Particle-induced noise testing to MIL-STD-883 Method 2020

X-ray to MIL-STD-883 Method 2012

Non-destructive bond-pull

Read and record and Delta computation

Statistical parameter plots, signals, mean and median distribution.

Fully documented custom flows to control baselines.

Currently, Monolithic Memories' Sunnyvale, California facility holds certification on both a "controlled" and "captive" facility for the TRIDENT Program. This is in addition to certification to MIL-M-38510 by DESC.

PROCESS

PART MARKING

Screening

100% PROCESS FLOW

| 100% PROCESS FLOW | PART MARKING | | | |
|---|--------------|----------------|-------------------|--|
| | 883B | 883C | В | |
| Wafer Test: | | | | |
| Temperature Correlated Test @ 25°C | х | Х | Х | |
| nternal Visual Inspection: | 1777 - 11 | -30-15 | | |
| 2010B and MIL-M-38510 | × | X | | |
| Rebond Criteria 2010B Inspection Criteria | х | Х | X | |
| Quality Control Gate: | 61 ga | | | |
| At 100% Die Inspection | X | X | X | |
| After Bond | х | × | Х | |
| After Seal | Х | Χ | X | |
| Stabilization Bake: Method 1008, Condition C, 24 hours | X | 2 ° X ° | X | |
| Constant Acceleration: Method 2001, Condition E | Х | Х | X | |
| Gross Leak: Method 1014, Condition C | X | Х | Х | |
| Temperature Cycle: Method 1010 Conditioning 10 cycles | Х | Х | X | |
| Visual Inspection: For Assembly Related Failures | Х | Х | Х | |
| nterim Test: | | | 111 | |
| Temp Correlated Tests 25°C D.C.; A.C.* & Functional | Х | X | Χ | |
| Programming (when required) | х | X | Х | |
| Burn-In-Method 1015, T _A = +125° | C, 160 h | ours | | |
| Condition C, Unprogrammed PROM/PAL | х | | X | |
| Condition D, FIFO, Programmed PAL/HAL/ROM | х | 15 . V | X | |
| Condition B, Octal | х | | х | |
| Electrical Tests: D.C., A.C.* & Fo | inctional | | en en en en en en | |
| 100% @ TA + 25°C | X | Х | X | |
| PDA 10% | X | P. N. J. | X | |
| 100% Maximum Rated Temperature | x | 3C | | |
| | | i)C | | |

Inspection

| QUALITY CONFORMANCE INSPECTION | 4 - | PROCESS PART MARKING | | |
|-----------------------------------|-----|----------------------|--|--|
| MIL-STD-883 Method 5005 | | 883B 883C B | | |

Group A: Performed on Every Lot & Sublot

| Subgroup 1, 2, 3, 7 and 9* | X | Х | X |
|--|---|---|---|
| Subgroup 10*, and 11* When Required | Х | X | X |

Group B:

| Each Inspection Lot — Condition for Shipment | X | Х | |
|---|---|---|---|
| Summary Data Available | | | Х |

Group C:

| Performed Upon Request | Х | Х | Х |
|----------------------------------|---|---|---|
| Generic Data (within six months) | Х | Х | Х |

Group D:


| C. C | | | r |
|--|---|---|---|
| Performed Upon Request | X | X | X |
| Generic Data (within one year) | Х | Х | х |

^{*}A.C. (switching) tests do not apply to unprogrammed devices. Monolithic Memories Programmable Products are designed with special circuitry to verify A.C. specifications.

Controls

| RELIABILITY SYSTEM CONTROLS | PROCESS PART MARKING | | | | | |
|--|----------------------|----------|---|--|--|--|
| STSIEM CONTROLS | 883B 883C B | | | | | |
| Monolithic Memories Quality System Based on MIL-M-38510 Appendix A Domestic and Offshore Build | X | X | x | | | |
| MIL-M-38510 Structured Qualification Group A, B, C, and D Monolithic Memories Imposed for Product Approval | X | X | X | | | |
| Tracebility-MIL-M-38510 Para. 3.1.3a | Х | Х | Х | | | |

100% Minimum Rated Temperature



| AMD | | INTERSIL | HII | RAYTHEON | |
|----------------------|--|------------------------|--|-----------------------|--|
| AM27S18 AM27S19 | 6330-1 6331-1 | 5600 5603A | 6330-1 6300-1, 63\$140 & 63L\$140 | 29641 29630 | 6253-1 6380-1, -2 |
| AM29S20 | 63S140 & 63LS140 | 5604 | 6305-1, 63S240 & 63LS240 | 29631 | 6381-1, -2 |
| AIVIZOOZU | l 6300-1 (638141 & 63L8141 | 5610 5623 | 6331-1 6301-1, 63\$141 & 63L\$141 | 29660/62 29661/63 | 6300-1, 63\$140 & 63L\$140 6301-1, 63\$141 & 63L\$141 |
| AM27S21 | \ 6301-1 | 5624 | 6306-1, 63S241 & 63LS241 | 2950/52 | 6388-1 |
| AM27S12 | 63S240 & 63LS240 | | | 29651/53 | 6389-1, -2 |
| 44407040 | l 6305-1 ∫ 638241 & 63L8241 | | | | |
| AM27S13 | l 6306-1 | MOTOROLA | | SIGNETICS | MMI |
| AM27S28 AM27S29 | 6348-1, -2 6349-1, -2 | MCM 7620 | 6305-1, 63S240 & 63LS240 | N82S23 | 6330-1 |
| AM27S30 | 6340-1, -2 | MCM 7621 | 6306-1, 63S241 & 63LS241 | N82S123 | 6331-1 |
| AM27S31 | 6341-1, -2 | MCM 7640 MCM 7641 | 6340-1, -2 6341-1, -2 | N82S126 | 6300-1, 63\$140 & 63L\$140 |
| AM27S32 AM27S33 | 6352-1 6353-1 | MCM 7642 | 6352-1 | N82S129 N82S130 | 6301-1, 63\$141 & 63L\$141 6305-1, 63\$240 & 63L\$240 |
| AM27S180 | 6380-1, -2 | MCM 7643 | 6353-1 | N82S131 | 6306-1. 63S241 & 63LS241 |
| AM27S181 | 6381-1, -2 | MCM 7680 MCM 7681 | 6380-1, -2 | N82S146 | 6348-1, -2 |
| AM27S184 AM27S185 | 6388-1 6389-1, -2 | MCM 7684 | 6381-1, -2 6388-1 | N82S147 N82S137 | 6349-1, -2 6353-1 |
| AIVI273103 | 0000-11,7E | MCM 7685 | 6389-1, -2 | N82S140 | 6340-1, -2 |
| | | | | N82S141 | 6341-1, -2 |
| FAIRCHILD | | | | N82S181 N82S185 | 6381-1, <i>-</i> 2 6389-1, <i>-</i> 2 |
| | (COO1 AO & COLO1 AO | NATIONAL | | 14020100 | 0005-1, -2 |
| 93417 | { 63S140 & 63LS140 6300-1 | DM74S188 | 6330-1 | | MMI |
| 93427 | ∫ 63S141 & 63LS141 | DM74S288 DM74S287 | 6331-1 6300-1, 638140 & 63L8140 | TI | |
| 30,1E, | l 6300-1 (638240 & 63L8240 | DM74S387 | 6301-1, 63S141 & 63LS141 | OLD | NUMBERS |
| 93436 | \ 6305-1 | DM74S470 | 6308-1 | SN74S188 | 6330-1 |
| 93446 | 638241 & 63L8241 | DM74S471 DM74S472 | 6309-1 6349-1, -2 | SN74S287 | 6301-1, 638141 & 63L8141 |
| 93438 | \ 6306-1 6340-1, -2 | DM74S473 | 6348-1, -2 | SN74S288 SN74S387 | 6331-1 6300-1, 63\$140 & 63L\$140 |
| 93448 | 6341-1, -2 | DM74S570 | 6305-1, 63S240 & 63LS240 | SN74S470 | 6308-1 |
| 93452 | 6352-1 | DM74S571 DM74S572 | 6306-1, 63S241 & 63LS241 6352-1 | SN74S471 | 6309-1 |
| 93453 93450 | 6353-1 6380-1, -2 | DM74S573 | 6353-1 | SN74S472 SN74S473 | 6349-1, -2 6348-1, -2 |
| 93451 | 6381-1, -2 | DM87S180 | 6381-1, -2 | SN74S474 | 6341-1, -2 |
| 93514 | 6388-1 | DM87S181 DM74S475 | 6380-1, -2 | SN74S475 | 6340-1, -2 |
| 93515 | 6389-1, -2 | DM87S295 | 6340-1, -2 | SN74S477 SN74S476 | 6352-1 6353-1 |
| | | DM74S474 } | 6341-1, -2 | SN74S478 | 6381-1, -2 |
| HARRIS | | DM87S296 J DM87S184 | 6388-1 | SN74S479 | 6380-1, -2 6388-1 |
| 7602 | 6331-1 | DM87S185 | 6389-1, -2 | SN74S455 SN74S454 | 6389-1, -2 |
| 7603 | 6331-1 | | | | |
| 7610 7611 | 6300-1, 63\$140 & 63L\$140 6301-1, 63\$141 & 63L\$141 | | EEN | | MMI |
| 7620 | 6305-1, 63\$240 & 63L\$240 | RAYTHEON | MMI | TI | |
| 7621 | 6306-1, 63S241 & 63LS241 | 29600 | 6308-1 | NEW | NUMBERS |
| 7648 7649 | 6348-1, -2 6349-1, -2 | 29601 | 6309-1 | TBP18SA030 | 6330-1 |
| 7649 7640 | 6340-12 | 29610 29611 | 6305-1, 63\$240 & 63L\$240 | TBP18S030 TBP14S10 | 6331-1 6301-1, 63\$141 & 63L\$141 |
| 7641 | 6341-1, -2 | 29620 | 6306-1, 63S241 & 63LS241 6348-12 | TBP14SA10 | 6300-1, 63S140 & 63LS140 |
| 7642 | 6352-1 6353-1 | 29621 | 6349-1, -2 | TBP18SA22 | 6308-1 |
| 7643 7680 | 6380-1, -2 | 29624 29625 | 6340-1, -2 | TBP18S22 | 6309-1 6340-1 2 |
| 7681 | 6381-1, -2 | 29625 | 6341-1, -2 6308-1 | TBP18S42 TBP18SA42 | 6349-1, -2 6348-1, -2 |
| 7684 7695 | 6388-1 | 29603 | 6309-1 | TBP18S46 | 6341-1, -2 |
| 7685 | 6389-1, -2 | 29612 29613 | 6305-1, 63S240 & 63LS240 | TBP18SA46 | 6340-1, -2 |
| | 4 <u>18</u> 44, 1868, 176 | 29622 | 6306-1, 63S241 & 63LS241 6348-1, -2 | TBP24SA41 TBP24S41 | 6352-1 6353-1 |
| INTEL | | 29623 | 6349-1, -2 | TBP28S86 | 6381-1, -2 |
| | | 29626 | 6340-1, -2 | TBP28SA86 | 6380-1, -2 6388-1 |
| 3608 3628 | 6380-1, -2 6381-1, -2 | 29627 29640 | 6341-1, -2 6252-1 | TBP24SA81 TBP24S81 | 6388-1 6389-1, -2 |
| - <u> </u> | | | | | |

Bipolar PROM Cross-Reference Guide

| | MEMORY DESC | RIPTION | | | | FAIR- | 1 | | | | | | | _ | |
|-------|--------------|---------|--------|-----------------------------|-----------------------------|----------------|--------|----------|--------------|--|----------|----------|-----------|-------------------|------------------|
| SIZE | ORGANIZATION | PINS | OUTPUT | MMI | AMD | CHILD | HARRIS | INTEL | INTERSIL | MOTOROLA | NATIONAL | RAYTHEON | SIGNETICS | TI | |
| 256 | 32x8 | 16 | ос | 6330-1 | 27S18 29750 | | 7602 | <u>.</u> | 5600 | | 74S188 | _ | 82S23 | 18SA030 74S188 | |
| 230 | 32.46 | 10 | TS | 6331-1 | 27S19 29751 | | 7603 | | 5610 | | 74S288 | | 82S123 | 18S030 74S288 | |
| 1024 | 024 256x4 | 256.4 | 16 | ос | 6300-1 63S140 63LS140 | 27S20 29760 | 93417 | 7610 | | 5603A | | 74S287 | 29660/62 | 82S126 | 14SA10 74S387 |
| 1024 | 23084 | 10 | TS | 6301-1 63S141 63LS141 | 27S21 29761 | 93427 | 7611 | | 5623 | | 74S387 | 29661/63 | 82S129 | 14S10 74S287 | |
| | | | 20 | ос | 6308-1 | | | | - | | | 74S470 | 29600/02 | - | 18SA22 74S470 |
| 2048 | 256x8 | 20 | TS | 6309-1 | | | | _ | | | 74S471 | 29601/03 | | 18S22 74S471 | |
| 2040 | 230.86 | 24 | oc | 6335-1 | | _ | 7629 | | | _ | | - 3 | 82S114 | _ | |
| | | | TS | 6336-1 | | | | _ | _ | _ | _ | _ | | | |
| | 512x4 | | ос | 6305-1 63S240 63LS240 | 27S12 29770 | 93436 | 7620 | | 5604 | 7620 | 74S570 | 29610/12 | 82S130 | <u> </u> | |
| 2048 | 512X4 | 16 | TS | 6306-1 63S240 63LS240 | 27S13 29771 | 93446 | 7621 | | 5624 | 7621 | 74S571 | 29611/13 | 82S131 | - | |
| | | | ос | 6348-1, -2 | 27S28 | 93438 | 7648 | | | | 74S473 | 29620/22 | 82S146 | 18SA42 74S473 | |
| 4096 | 512×8 | 20 | TS | 6349-1, -2 | 27S29 | 93448 | 7649 | - | | | 74S472 | 29621/23 | 82S147 | 18S42 74S472 | |
| 1000 | 512x8 | 24 | ос | 6340-1, -2 | 27S30 | | 7640 | - | | 7640 | 74S475 | 2924/26 | _ | 18SA46 74S475 | |
| 4096 | 312X6 | 24 | TS | 6341-1, -2 | 27S31 | - | 7641 | _ | | 7641 | 74S474 | 29625/27 | 82S141 | 18S46 74S474 | |
| 4096 | 1024x4 | 18 | ос | 6352-1 | 27832 | 93452 | 7642 | - | | 7642 | 74S572 | 29640 | | 24SA41 74S477 | |
| 4090 | 102444 | 10 | TS | 6353-1 | 27833 | 93453 | 7643 | _ | | 7643 | 74S573 | 29641 | 82S137 | 24S41 74S76 | |
| 4096 | 1024×4 | 18 | TS | 63RA441 | | - 1 | - ' | | | <u> 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 </u> | · - | | | | |
| 8192 | 1024x8 | 24 | ос | 6380-1, -2 | 27S180 | 93450 | 7680 | 3608 | - | 7680 | 87S180 | 29630 | - | 28SA86 74S479 | |
| - 102 | 102400 | | TS | 6381-1, -2 | 27S181 | 93451 | 7681 | 3628 | - | 7681 | 87S181 | 29631 | 82S181 | 28S586 74S478 | |
| 8192 | 2048×4 | 18 | ос | 6388-1 | 27S184 | 93514 | 7684 | - | | 7684 | 87S184 | 29650/52 | | 24SA81 74S455 | |
| -,02 | | | TS | 6389-1, -2 | 27S185 | 93515 | 7685 | _ | | 7685 | 87S185 | 29651/53 | 82S185 | 24S81 74S454 | |

Note: Only commercial specification part numbers are listed.

Generic NiCR PROM Family 53/63XX-1

Features/Benefits

- Standard Schottky processing
- Reliability proven nichrome fusible links (qualified for MIL-M-38510)
- PNP inputs for low input current
- Compatible pin configurations for upward expansion
- 4-bit-wide and 8-bit-wide for byte oriented applications

Application

- Microprogram store
- Microprocessor program store
- Look up table
- Character generator
- Random logic
- Code converter

Description

The 53/63XX-1-series generic PROM family offers the widest selection of sizes and organizations available in the industry. The 4-bit wide PROMs range from 256x4 to 2048x4 and feature upward/downward pin out compatibility in the space saving 16 and 18 pin packages. The 8-bit wide PROMs range from 32x8 to 1024x8 in a wide selection of package sizes including the space saving SKINNYDIP™ 24-pin .300 inch wide package. All PROMs have the same programming specifications allowing a single generic programmer.

The family features low input current PNP inputs, full Schottky clamping, three-state and open collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.


The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Generic PROM Selection Guide


| | MEMORY | | | DEVIC | E TYPE | |
|------------|----------------|----------|------------|--------------------------------------|--------------------------------------|------------|
| SIZE | ORGANIZA | ATION | PACKAGE | COMMERCIAL | MILITARY | |
| 1K | 1K 256x4 | | J16, F16 | 6300-1 6301-1 | 5300-1 5301-1 | |
| 2K | 512x4 | OC TS | J16, F16 | 6305-1 6306-1 | 5305-1 5306-1 | |
| 4K | OC TS | | J18, F18 | 6350-1 6351-1 6352-1 6353-1 | 5350-1 5351-1 5352-1 5353-1 | 4-bit-wide |
| 8K | | | J18 | 6388-1 6389-1 | 5388-1 5389-1 | |
| 1/4K | 32x8 | OC TS | J16, F16 | 6330-1 6331-1 | 5330-1 5331-1 | |
| 2K | 056.40 | OC TS | J20, F20 | 6308-1 6309-1 | 5308-1 5309-1 | |
| 2 N | 256x8 | OC TS | J24 | 6335-1 6336-1 | | |
| | 510.0 | OC TS | J24, F24 | 6340-1 6341-1 | 5340-1 5341-1 | 8-bit-wide |
| 48 | 4K 512x8 OC TS | | J20, F20 | 6348-1 6349-1 | 5348-1 5349-1 | |
| 8K | 1024x8 | OC TS | J24, JS24* | 6380-1 6381-1 | 5380-1 5381-1 | |


^{*}JS is the .300 inch wide SKINNYDIP™ package


Pin Configurations





























Absolute Maximum Ratings

| Supply voltage, V _{CC} | | 7V |
|---------------------------------|--------------------------------------|------|
| Input voltage | 그는 그는 그리다는 경찰을 찾아보고 하는 것이 하는 것이 되었다. | 7V |
| Off-state output voltage | | 5.5V |
| | | |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY | COMMERCIAL | UNIT |
|---------|--------------------------------|-------------|-------------|------|
| STWIBUL | | MIN TYP MAX | MIN TYP MAX | UNII |
| Vcc | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| TA | Operating free air temperature | -55 125 | 0 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | MIN TYP | MAX | UNIT | | |
|------------------|--------------------------------|---|--|------|-------|----------|
| VIL | Low-level input voltage | | | | 0.8 | v |
| V _{IH} | High-level input voltage | | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _L = -18mA | i. | -1.5 | ٧ |
| Ι _Ι L | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | $V_I = 4.5V$ (Program pin) $V_I = V_{CC}$ MAX (Other inputs) | | 40 | μΑ |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL I _{OL} = 12mA AII PROMS except (30, '31, '80, '81) MIL I _{OL} = 8mA (30, '31, '80, '81) COM I _{OL} = 12mA (30, '31, '80, '81) | | 0.5 | v |
| v _{OH} | High-level output voltage* | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL $I_{OH} = -2mA$ COM $I_{OH} = -3.2mA$ | 2.4 | | v |
| OZL | Off-state output current* | V _{CC} = MAX | V _O = 0.5V | | -100 | μΑ |
| OZH | | | V _O = 2.4V | | 100 | μA |
| CEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V | - | 100 | μA |
| los | Output short-circuit current** | V _{CC} = 5V | V _O = 0V | -20 | -90 | mA |
| | | | '30, '31 | 78 | 125 | <u> </u> |
| | | V _{CC} = MAX | '00, '01 | 88 | 130 | 4 |
| | | All inputs | '05, '06 | 98 | 130 | 1. |
| 'cc | Supply current | grounded. All | '08, '09, '35, '36 | 100 | 155 | mA. |
| | | outputs open. | 40, 41, 48, 49 | 100 | 155 | 1 |
| | | | (58, '89 | 110 | 170 | - |
| | | | '50, '51, '52, '53, '80, '81 | 121 | 175 | |

^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

† Typicals at 5.0V V_{CC} and 25°CT_A.

Switching Characteristics


Over Commercial Operating Conditions


| DEVICE TYPE | | (ns) CCESS TIME | t _{EA} AND ENABLE AC RECOVER | CESS AND | CONDITIONS (See standard test load | | |
|----------------|------------------|--------------------|---|----------|------------------------------------|---------------|--|
| | TYP [†] | MAX | ТҮР † | MAX | R1(Ω) | R2(Ω) | |
| 6300-1, 6301-1 | 32 | 55 | 15 | 30 | | | |
| 6305-1, 6306-1 | 44 | 60 | 17 | 30 | | | |
| 6308-1, 6309-1 | 39 | 70 | 14 | 30 | | | |
| 6335-1, 6336-1 | 52 | 70 | 17 | 30 | 000 | | |
| 6340-1, 6341-1 | 52 | 70 | 17 | 30 | 300 | 600 | |
| 6348-1, 6349-1 | 52 | 70 | 17 | 30 | | | |
| 6350-1, 6351-1 | 43 | 60 | 15 | 30 | | | |
| 6352-1, 6353-1 | 43 | 60 | 15 | 30 | | | |
| 6388-1, 6389-1 | 49 | 70 | 19 | 30 | | | |
| 6330-1, 6331-1 | 37 | 50 | 21 | 30 | A-F | 750 | |
| 6380-1, 6381-1 | 54 | 90 | 18 | 40 | 375 | 750 | |


Over Military Operating Conditions


| DEVICE TYPE | t _{AA} (ns) ADDRESS ACCESS TIME | | t _{EA} AND ENABLE AC RECOVE | CONDI (See standa | | |
|----------------|--|-----|--|----------------------|-------|---------------|
| | TYP † | MAX | TYP† | MAX | R1(Ω) | R2(Ω) |
| 5300-1, 5301-1 | 32 | 75 | 15 | 40 | | |
| 5305-1, 5306-1 | 44 | 75 | 17 | 40 | | |
| 5308-1, 5309-1 | 39 | 80 | 14 | 40 | | |
| 5335-1, 5336-1 | 52 | 80 | 17 | 40 | | 000 |
| 5340-1, 5341-1 | 52 | 80 | 17 | 40 | 300 | 600 |
| 5348-1, 5349-1 | 52 | 80 | 17 | 40 | | |
| 5350-1, 5351-1 | 43 | 75 | 15 | 40 | | |
| 5352-1, 5353-1 | 43 | 75 | 15 | 40 | | |
| 5388-1, 5389-1 | 49 | 100 | 19 | 40 | | |
| 5330-1, 5331-1 | 37 | 60 | 21 | 40 | 0.55 | |
| 5380-1, 5381-1 | 54 | 125 | 18 | 40 | 375 | 750 |


[†]Typicals at 5.0V V_{CC} and 25° CT_A






















NOTE: Typical characteristic curves are for three-state devices. Equivalent open collector devices decrease in I_{CC} approximately 10 mA and increase in T_{AA} approximately 6 ns.

Standard Test Load




Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms



Address Access Time



Enable Access Time and Recovery Time

High Performance 512x8 NiCr PROM

53/6340-2 53/6341-2

Features

- 4096 bit memory
- 55 ns max access time
 - Reliability proven NiCr Fusible Links
 - Available in 24-pin SKINNYDIP™
 - · Industry standard pin out

Applications

- Microprogram store
- Program store
- · Look up table
- Programmable logic element
- Character generator

Description

The 6340/1-2 is a high speed 512x8 PROM which uses industry standard pin out. In addition, the device is available in the 24-pin (0.3 in.) SKINNYDIP™.

The family features low input current PNP inputs, full Schottky clamping, three-state and open collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming

53/6340-2


53/6341-2

This PROM is programmed with the same programming algorithm as all other NiCr PROMs.

Ordering Information

| | MEMORY | | PAC | KAGE | COMMER | CIAL | MILITARY | | |
|------|----------|-------|------|-------|-------------|---------|-------------|---------|--|
| SIZE | ORGANIZA | ATION | PINS | TYPE | PART NUMBER | MAX TAA | PART NUMBER | MAX TAA | |
| 414 | 540.0 | ОС | 04 | | 6340-2 | 70 ns | 5340-2 | 90 ns | |
| 4K | 512x8 | TS | 24 | J, JS | 6341-2 | 55 ns | 5341-2 | 70 ns | |

Pin Configurations



Monolithic MM Memories

Absolute Maximum Ratings

| Supply voltage, V _{CC} | | |
|---------------------------------|------|------|
| Input voltage | | |
| Off-state output voltage | | 5.5\ |
| Storage temperature | | |

Operating Conditions

| SYMBOL | PARAMETER | | ILITAF | RY | COMMERCIAL | | | UNIT |
|--------|--|-----|--------|-----|------------|-----|------|-------|
| | AND THE RESERVE OF THE PROPERTY OF THE PROPERT | MIN | TYP | MAX | MIN | TYP | MAX | CIVII |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| TA | Operating free air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|-----------------|-------------------------------|--|--|------------|---------|------------|------------|------|
| VIL | Low-level input voltage | | | | | | 0.8 | V |
| VιΗ | High-level input voltage | | | | 2 | | 177.07 | V |
| VIC | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | al estilia | 75.50 S | 1-54 11 1 | -1.5 | V |
| I _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | | | -0.25 | mA |
| 1н | High-level input current | V _{CC} = MAX | $V_I = 4.5V$ (Progra $V_I = V_{CC}$ MAX (Other | | | | 40 | μΑ |
| V _{OL} | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | MIL I _{OL} = 12mA COM I _{OL} = 16mA | | | | 0.5 | ٧ |
| V _{ОН} | High-level output voltage* | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | MIL I _{OH} = -2mA COM I _{OH} = -3.2mA | | 2.4 | | | ٧ |
| lozL | * | | V _O = 0.5V | 1. 1. 1. M | | - | -40 | μΑ |
| IOZH | Off-state output current* | V _{CC} = MAX | V _O = 2.4V | | | | 40 | μΑ |
| ICEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V V _O = 5.5V | | | | 40 100 | μΑ |
| los | Output short-circuit current* | V _{CC} = 5V | V _O = 0V | | -20 | | -90 | mA |
| lcc | Supply current | V _{CC} = MAX | All inputs grounded All outputs open | MIL COM | | 120 120 | 175 155 | mA |

^{*}Three-state only.

^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typicals at 5.0V V_{CC} and 25° CT_A.


Switching Characteristics

Over operating conditions


| DEVICE TYPE | tAA ADDRESS AG | (ns) CCESS TIME | tea and tea (ns) ENABLE ACCESS AND RECOVERY TIME | | | ITIONS rd test load) |
|-------------|-------------------|--------------------|--|-----|-------|-------------------------|
| | TYP† | MAX | TYP | MAX | R1(Ω) | R2 (Ω) |
| 6340-2 | 49 | 70 | 19 | 30 | | |
| 6341-2 | 45 | 55 | 19 | 30 | 200 | 600 |
| 5340-2 | 49 | 90 | 19 | 40 | 300 | 600 |
| 5341-2 | 45 | 70 | 19 | 40 | | |

[†]Typicals at 5.0V $\rm V_{\hbox{\scriptsize CC}}$ and 25° C $\rm T_{\hbox{\scriptsize A}}$.






Standard Test Load




Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms



Address Access Time



Enable Access Time and Recovery Time

High Performance 512x8 NiCr PROM

53/6348-2 53/6349-2

Features:

- 4096 bit memory
- 55 ns max access time
- Reliability proven NiCr Fusible Links
- Industry standard 20 pin out configuration

Applications

- Microprogram store
- Program store
- Look up table
- Programmable logic element
- Character generator

Description

The 6348/9 is a high speed 512x8 PROM which uses industry standard pin out.

The family features low input current PNP inputs, full Schottky clamping, three-state and open collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming

This PROM is programmed with the same programming algorithm as all other NiCr PROMs.

Ordering Information

| | MEMORY | | | KAGE | COMMER | CIAL | MILITARY | | |
|------|----------|-------|------|------|-------------|---------|-------------|---------|--|
| SIZE | ORGANIZA | ATION | PINS | TYPE | PART NUMBER | MAX TAA | PART NUMBER | MAX TAA | |
| 412 | 540.0 | ос | 00 | | 6348-2 | 70 ns | 5348-2 | 90 ns | |
| 4K | 512x8 | TS | 20 | J | 6349-2 | 55 ns | 5349-2 | 70 ns | |

Pin Configuration

53/6348-2 53/6349-2

1 A₀ V_{CC} 20
2 A₁ A₈ 13
3 A₂ A₇ 18
4 A₃ A₆ 17
5 A₄ 512x8 P/Ē₁ 15
7 O₂ O₈ 14
8 O₃ O₇ 13
9 O₄ O₆ 12
10 GND O₅ 11

Absolute Maximum Ratings

| Supply voltage, V _{CC} | | | 7V |
|---------------------------------|------|------|-------------------|
| Input voltage | | | 7V |
| Off-state output voltage | | | 5.5V |
| Storage temperature | | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY COMMERC | | | | CIAL | UNIT | |
|----------------|--------------------------------|------------------|-----|-----|------|------|------|------|
| PAN | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| Vcс | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| T _A | Operating free air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | | MIN TYP | MAX | UNIT |
|------------------|---------------------------------|---|--|-----|------------|-------|-------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VIH | High-level input voltage | | | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | ٧ |
| IIL | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | | -0.25 | mA |
| 1н | High-level input current | V _{CC} = MAX | $V_I = 4.5V$ (Progr $V_I = V_{CC}$ MAX (Other | | | 40 | μА |
| v _{oL} | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | 1411 1631 1211174 | | | 0.5 | v |
| VOL | Low total output voltage | V _{IH} = 2V | COM I _{OL} = 16mA | | | 0.0 | |
| V | High-level output voltage* | V _{CC} = MIN V _{IL} = 0.8V | MIL IOH = -2mA | | 2.4 | | v |
| VOH | Trigit-level output voltage | V _{IH} = 2V | | | 2.4 | | \ \ \ |
| lozL | Off-state output current* | V _{CC} = MAX | V _O = 0.5V | | | -40 | μΑ |
| ^I OZH | On state carpar carroin | 100 | V _O = 2.4V | | | 40 | μΑ |
| ICEX | Open collector output current | V _{CC} = MAX | - MΔY V _O = 2.4V | | | 40 | μΑ |
| CEX | | | V _O = 5.5V | | 1, 2, 4, 5 | 100 | ۳.۱ |
| los | Output short-circuit current ** | V _{CC} = 5V | V _O = 0V | | -20 | -90 | mA |
| loo | Supply current | V _{CC} = MAX | All inputs grounded | MIL | 120 | 175 | mA |
| ICC | Cupply Culton | *CC = \ /^ | All outputs open | СОМ | 120 | 155 | " |

^{*}Three-state only.


^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. †Typicals at 5.0V V_{CC} and 25°CT_A.


Switching Characteristics

Over Commercial Operating Conditions


| DEVICE TYPE | | (ns) CCESS TIME | ENABLE A | Ot _{ER} (ns) CCESS AND RY TIME | CONDITIONS (See standard test load | |
|-------------|------------------|--------------------|----------|---|---------------------------------------|---------------|
| | TYP [†] | MAX | ТҮР | MAX | R1(Ω) | R2 (Ω) |
| 6348-2 | 49 | 70 | 19 | 30 | | |
| 6349-2 | 45 | 55 | 19 | 30 | 000 | 000 |
| 5348-2 | 49 | 90 | 19 | 40 | 300 | 600 |
| 5349-2 | 45 | 70 | 19 | 40 | | |

[†]Typicals at 5.0V V_{CC} and 25°C T_A






Typical TAA vs Temperature





Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms





Enable Access Time and Recovery Time

High Performance 2048x4 NiCr PROM

53/6389-2

Features

- 8192 bit memory
- Three-state outputs
- 55 ns max access time
- Reliability proven NiCr Fusible Links
- Industry standard pin out

Applications

- Microprogram store
- Program store
- · Look up table
- Programmable logic element
- Character generator

Programming

This PROM is programmed with the same programming algorithm as all other NiCr PROMs.

Ordering Information

| | MEMORY | PACI | (AGE | DEVICE TYPE | | |
|------|--------------|------|------|-------------|--------|--|
| SIZE | ORGANIZATION | PINS | TYPE | СОМ | MIL | |
| 8K | 2048x4 | 18 | J | 6389-2 | 5389-2 | |


Description

The 6389-2 is a high speed 2Kx4 PROM which uses industry standard pin out.

The family features low input current PNP inputs, full Schottky clamping, three-state outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Pin Configuration



robbiochmad ballobet

Absolute Maximum Ratings

| Supply voltage, V _{CC} | |
|---------------------------------|-------------------|
| Input voltage | |
| Off-state output voltage | |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | | MILITARY | | | COMMERCIAL | | |
|-----------------|--------------------------------|-----|----------|-----|------|------------|------|------|
| SYMBOL | PANAMELEN | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| v _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| T _A | Operating free-air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | | | MIN TYP+ | MAX | UNIT |
|------------------|-------------------------------|---|--|------------------------------|----------|-----------|------|
| V _{IL} | Low-level input voltage | | | | ** | 0.8 | V |
| VIH | High-level input voltage | | | | 2 | 1 10 10 1 | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | | 118218 | -1.5 | V |
| lije ve | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | -0.25 | mA | |
| TH TH | High-level input current | V _{CC} = MAX | $V_1 = 4.5V$ (Pro $V_1 = V_{CC}$ MAX (Oth | ender og det kan en en en | 40 | μА | |
| V _{OL} | Low-level output voltage* | $V_{CC} = MIN$ $V_{IL} = 0.8V$ MIL $I_{OL} = 12 \text{ mA}$ | | A | 0.5 | V | |
| | | V _{IH} = 2V | COM I _{OL} = 16 m | A | | | |
| Vон | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL IOH = -2mA | | | | |
| | | | COM I _{OH} = -3.2m | A | 2.4 | | V |
| ^I OZL | Off state subsuit surrent | V _{CC} = MAX | V _O = 0.5V | | | -40 | μΑ |
| lozh | Off-state output current | | V _O = 2.4V | | | 40 | μΑ |
| los | Output short-circuit current* | V _{CC} = 5V | V _O = 0V | | -20 | -90 | mA |
| lcc | Supply current | V _{CC} = MAX | All inputs grounded. | MIL | 110 170 | 170 | mA |
| | | All outputs open COM | | | 110 | 155 | 1 "" |


[†]Typicals at 5.0V $V_{\hbox{\scriptsize CC}}$ and 25°C $T_{\hbox{\scriptsize A}}$.

Switching Characteristics Over Operating Conditions


| | DEVICE TYPE | t _{AA} (ns) ADDRESS ACCESS TIME | | t _{EA} AND t _{ER} (ns) ENABLE ACCESS TIME RECOVERY TIME | | CONDITIONS (See standard test load) | |
|---|-------------|--|-----|---|-----|-------------------------------------|---------------|
| | | TYP † | MAX | TYP† | MAX | R1(Ω) | R2 (Ω) |
| Г | 6389-2 | 44 | 55 | 19 | 30 | 300 | 600 |
| | 5389-2 | 44 | 70 | 19 | 40 | | 600 |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Typical I_{CC} vs Temperature




Typical T_{AA} vs Temperature




Definition of Waveforms





Enable Access Time and Recovery Time

Standard Test Load



Input pulse amplitude 3.0V Input rise and fall times 5ns from 1.0V to 2.0V Measurements made at 1.5V

High Performance 1024x8 NiCr PROM

53/6380-2 53/6381-2

Features

- 8192 bit memory
- 55 ns max access time
- Reliability proven NiCr Fusible Links
- Available in 24-pin SKINNYDIP™
- · Industry standard pin out

Applications

- Microprogram store
- Program store
- · Look up table
- Programmable logic element
- Character generator

Description

The 6380/1-2 is a high speed 1Kx8 PROM which uses industry standard pin out. In addition, the device is available in the 24-pin (0.3 in.) SKINNYDIP™.

The family features low input current PNP inputs, full Schottky clamping, three-state and open collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

This PROM is programmed with the same programming algorithm as all other NiCr PROMs.

Ordering Information

| | MEMORY | | | KAGE | COMMERC | CIAL | MILITARY | | |
|------|----------|------|------|-------|-------------|---------|-------------|---------|--|
| SIZE | ORGANIZA | TION | PINS | TYPE | PART NUMBER | MAX TAA | PART NUMBER | MAX TAA | |
| 014 | 11/0 | ос | 0.4 | 1 10 | 6380-2 | 70 ns | 5380-2 | 90 ns | |
| 8K | 1Kx8 | TS | 24 | J, JS | 6381-2 | 55 ns | 5381-2 | 70 ns | |

Pin Configurations





Monolithic MM Memories

Absolute Maximum Ratings

| Supply voltage, V _{CC} | | 7V |
|---------------------------------|------------|-----|
| Input voltage | | 7V |
| Off-state output voltage | | |
| Storage temperature | 65° to +15 | 0°C |

Operating Conditions

| SYMBOL | PARAMETER | M | IILITAF | RY | COI | MMER | CIAL | UNIT |
|-----------------|--------------------------------|-----|---------|-----|------|------|------|------|
| STMBUL | FANAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| TA | Operating free air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | | | | TYP† | MAX | UNIT |
|------------------|-------------------------------|--|--|-----|-----|------------|------------|------|
| VIL | Low-level input voltage | | | | | | 0.8 | V |
| V _{IH} | High-level input voltage | | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | | -1.5 | V |
| I _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | | | -0.25 | mA |
| lih | High-level input current | V _{CC} = MAX | $V_I = 4.5V$ (Progra $V_I = V_{CC}$ MAX (Other | | | 40 | μΑ | |
| ۸ ^O Ĺ | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | MIL I _{OL} = 12mA COM I _{OL} = 16mA | | | | 0.5 | v |
| V _{OH} | High-level output voltage* | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | MIL I _{OH} = -2mA | | 2.4 | | | v |
| | | V _{IH} = 2V | COM I _{OH} = -3.2mA | | | | | |
| lozL | Off-state output current* | | V _O = 0.5V | | | | -40 | μΑ |
| lozh | On-state output current* | V _{CC} = MAX | V _O = 2.4V | | | | 40 | μΑ |
| 1 | Open collector output current | V MAY | V _O = 2.4V | | | | 40 | |
| CEX | Open conector output current | V _{CC} = MAX | V _O = 5.5V | | | | 100 | μΑ |
| los | Output short-circuit current* | V _{CC} = 5V | V _O = 0V | | -20 | | -90 | mA |
| ^I CC | Supply current | V _{CC} = MAX | All inputs grounded All outputs open | COM | | 120 120 | 175 170 | mA |

^{*}Three-state only.


^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. †Typicals at 5.0V V_{CC} and 25° CT_A.


Switching Characteristics

Over Operating Conditions


| DEVICE TYPE | | (ns) ACCESS TIME | ENABLE A | Ot _{ER} (ns) CCESS AND RY TIME | CONDITIONS (See standard test load) | | |
|--|------------------|---------------------|----------|---|--|---------------|--|
| en de la companya de La companya de la co | TYP [†] | MAX | ТҮР | MAX | R1(Ω) | R2 (Ω) | |
| 6380-2 | 49 | 70 | 19 | 30 | | | |
| 6381-2 | 45 | 55 | 19 | 30 | 200 | 600 | |
| 5380-2 | 49 | 90 | 19 | 40 | 300 | 600 | |
| 5381-2 | 45 | 70 | 19 | 40 | | | |

†Typicals at 5.0V V_{CC} and 25°C T_A






Typical TAA vs Temperature




Standard Test Load




Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms



Address Access Time



Enable Access Time and Recovery Time

NiCr PROM Programming Instructions 53/63XX

Description

The 53/63XX Generic PROM Family is manufactured with outputs high in all storage locations. To make an output low at

A particular word, a nichrome fusible link must be opened. This procedure is called programming.

Programming Procedure (See Figure 1)

- 1. Apply the desired address to the inputs.
- 2. Enable Inputs may be left at any state.*
- 3. Apply 5.5V to V_{CC}.
- Apply V_{pp}to the program pin. (This step is not used on the 32x8 PROM)*.
- Apply V_{OUT} to the output to be programmed. (Program only one output at a time).
- 6. Remove VOUT.
- 7. Remove Vpp.
- 8. Verification may be performed after each bit or word or after completing the programming of all memory locations.
- *The 5330/1 and 6330/1 do not have a program pin. For these devices the output only is used in programming a particular selected bit and the device must be in the disabled state.

Verification Procedure (See Figure 2)

- 1. Enable the device.
- 2. To verify low-state:
 - 2A. Apply an address where the output should be low.
 - 2B. Apply 4.2V to V_{CC}.
 - 2C. Load the output with IOI = 12 mA.
 - 2D. Check that the output is less than 0.8V.
- To verify High-state:
 - 3A. Apply an address where the output should be high.
 - 3B. Apply 6V to V_{CC}.
 - 3C. Load the output with $I_{OH} = 0.3$ mA.
 - 3D. Check that the output is higher than 4.5V.


Programming Parameters Do not test these parameters or you will program the device.

| SYMBOL | PARAMETER | CONDITIONS TA = +25° C | FIGURE | MIN | LIMITS TYP | MAX | UNIT |
|------------------|--------------------------------------|---|--------|-----|----------------|-----|------|
| t _R | Slew rate of Programming Pulses† | | | 0.3 | ilot oʻzoto oʻ | 0.5 | V/μs |
| VCCP | VCC During Programming | | | 5.4 | 5.5 | 5.6 | V |
| | Maximum Duty Cycle | | | | | 25 | % |
| V _{PP} | Programming Voltage on Program Pin * | | 1 | 27 | | 33 | V |
| VOUT | Programming Voltage on Output Pin * | | 1 | 20 | | 26 | V |
| ^t D1 | Delay between VPP and VOUT | | 4 | 0 | 10 | 20 | μs |
| t _{D2} | | | | 0 | 0.5 | . 1 | μ5 |
| t _p | Pulse width of VOUT | | 1 | 10 | | 40 | μs |
| V _{OLV} | VOL during verification | Chip enabled IOL = 12 mA VCC = 4.2V | 2 | | | 0.8 | V |
| V _{ОНV} | VOH during verification | Chip enabled IOH = 0.3 mA VCC = 6V | 2 | 4.5 | | | v |

^{*}Voltage supply must be capable of supplying at least 240 mA.



[†]Leading edge of VPP and VOUT






Figure 2. Verification Timing Diagram

Check VOLV

Optimized Programming Algorithm

- Pulse all fuses to be programmed with single, minimum voltage programming pulses (line 1 in the table).
- Verify all fuses at low VCC (4.2V). During this step, unprogrammed fuses are pulsed up to eight more times (see table).
- 3. Re-verify at low VCC (4.2V) and high VCC (6V).

| PULSE NUMBER | PROGRAM PIN VOLTAGE | OUTPUT VOLTAGE |
|-----------------|------------------------|-------------------|
| 1 to 3 | 27V | 20V |
| 4 to 6 | 30V | 23V |
| 7 to 9 | 33V | 26V |

Commercial Programmers

MMI PROMs are designed and tested to give a programming yield greater than 95%. If your programming yield is lower, check your programmer. It may not be properly calibrated. (See figures 1 and 2).

Programming is final manufacturing—it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. The best method involves a storage scope, with DC current probes clamped over

the external wires to the program pin and the output pin. The current should not be limited at a value less than 240mA. This can be checked by using a 50-ohm resistor as a load. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember—The best PROMs available can be made unreliable by improper programming techniques.

| PART N | UMBER | 0.75 | CONFIGURATION | OUTPUT | NO OF PINO | SOCKET | ADAPTER |
|------------------------|------------------------|------|---------------------|----------|-------------|---------------------------|-----------------------------|
| MIL | сом | SIZE | ZE CONFIGURATION OU | | NO. OF PINS | DATA I/O (ALL SERIES)* | PRO-LOG (SERIES 90, 92)† |
| 5330-1 5331-1 | 6330-1 6331-1 | 1/4K | 32x8 | OC TS | 16 | 715-1046 | PA16-2 |
| 5300-1 5301-1 | 6300-1 6301-1 | 1K | 256x4 | OC TS | 16 | 715-1035-1 | PA16-1 |
| 5305-1 5306-1 | 6305-1 6306-1 | 2K | 512x4 | OC TS | 16 | 715-1035-2 | PA16-1 |
| 5308-1 5309-1 | 6308-1 6309-1 | 2K | 256x8 | OC TS | 20 | 715-1028-1 | PA20-2 |
| 5335-1 5336-1 | 6335-1 6336-1 | 2K | 256x8 | OC TS | 24 | 715-1033-1 | PA24-1 |
| 5340-1,-2 5341-1,-2 | 6340-1,-2 6341-1,-2 | 4K | 512x8 | OC TS | 24 | 715-1033-2 | PA24-1 |
| 5340-2 5341-2 | 6340-2 6341-2 | 4K | 512x8 | OC TS | JS-24** | NA | PA24-23 |
| 5348-1,-2 5349-1,-2 | 6348-1,-2 6349-1,-2 | 4K | 512x8 | OC TS | 20 | 715-1064 | PA20-2 |
| 5350-1 5351-1 | 6350-1 6351-1 | 4K | 1024x4 | OC TS | 18 | 715-1036 | PA18-1 |
| 5352-1 5353-1 | 6352-1 6353-1 | 4K | 1024x4 | OC TS | 18 | 715-1039-3 | PA18-2 |
| 5388-1 5389-1,-2 | 6388-1 6389-1,-2 | 8K | 2048x4 | OC TS | 18 | 715-1039 | PA18-2 |
| 5380-1,-2 5381-1,-2 | 6380-1,-2 6381-1,-2 | 8K | 1024x8 | OC TS | 24 | 715-1033-3 | PA24-1 |
| 5380-1,-2 5381-1,-2 | 6380-1,-2 6381-1,-2 | 8K | 1024x8 | OC TS | JS-24** | NA | PA24-23 |

^{*}Program card set is 909-1226-1 for all series DATA I/O.

[†]Personality module is PM 9037 for all PRO-LOG (series 90, 92).

^{**}JS is the 0.3 in. wide SKINNYDIP™ package.


High Performance Ti-W PROMs

Features/Benefits


- Reliable Titanium-Tungsten fuses (Ti-W)
- Low voltage programming
- New advanced platinum silicide Schottky process allows designs with fastest speeds over operating temperature ranges
- Upwards pin compatibility in industry standard pin outs (most of which were first introduced by MMI in our Standard Performance PROM family).

New Programming Technique:

Our new HIGH Performance PROMs use an elevated voltage at VCC instead of using a separate programming pin (one of the enables) as in the Standard Performance PROMs using nichrome fuses. Changes in the internal circuitry were made to optimize speed and accordingly the unblown fuse represents a LOW at the output. When a fuse is programmed it reflects a high at the output.*



Unblown Fuse



Blown Fuse

^{*} NOTE: This is opposite to that of our standard performance Schottky PROMs using nichrome fuses.

MMI Part Numbering System

The new system approaches part numbering using the method of keying important attributes of the device. The military/commercial and PROM/ROM numbering system is preserved i.e., 5/6 - 3/2. These two digits are separated from the actual device number by a technology/configuration designator using letters.

"S" = Schottky

"LS" = Low Power Schottky

"PS" = Power Switched

"RA" = Registered Asynchronous

"RS" = Registered Synchronous

The number following this code describes....

- 1. The size of the memory (bits)
 - 2. The memory organization by specifying the number of outputs
 - 3. Output configuration and pin out/package options

If a higher performance part co-exists i.e., faster speed, then a suffix letter (A) is added to distinguish between the two devices. The normal package letter designator follows last as is custom.

NEW NUMBER PART DESCRIPTION Temperature Performance Range 5 = Military 6 = Commercial 3 = PROM (Fuse Programmable) 2 = ROM (Mask Programmable) S = Schottky Generic Family Designator ... LS = Low Power Schottky PS = Power Switched Schottky RA = Registered Asynchronous, Schottky RS = Registered Synchronous, Schottky 1 = 1024 Bit 2 = 2048 Bit 4 = 4096 Bit 8 = 8192 Bit 16 = 16384 Bit Number of Outputs 4 = 4 Outputs 8 = 8 Outputs 0 = Open Collector Output/Pinout Designator 1st pkg. (i.e., 20 pin) 1 = Tri-State 2 = Open Collector 2nd pkg. (i.e., 24 pin) 3 = Tri-State etc., etc., etc. Absence of letter indicates standard performance: A = enhanced (i.e., speed) J = Cerdip D = Side brazed N = Plastic F = Flatpack 00000000000 * 883B MIL-Std-883, Method 5004 & 5005 Level B 883C MIL-Std-883, Method 5004 & 5005 Level C Optional HI-REL Processing* "B" MIL-Std-883, Method 5004 equivalent "C" MIL-Std-883, Method 5004 equivalent

High Performance Generic Ti-W PROM Family 53/63SXXX

Features/Benefits

- Reliable Titanium-Tungsten fuses (Ti-W)
- Low voltage programming
- . Highest speed Schottky PROM family available
- . Pin compatible with standard Schottky PROMs
- PNP inputs for low input current
- Compatible pin configurations for upward expansion

Description

The family features low input current PNP inputs, full Schottky clamping and three-state and open collector outputs. The titaniumtungsten fuses store a logical low and are programmed to the high state. Special on chip circuitry and extra fuses provide preprogramming testing which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Applications

- · Microprogram control store
- Microprocessor program store
- Look up table
- Character generator
- Random logic
- Code converter

High Performance Generic PROM Selection Guide

| | MEMORY | | PACKAGE | | | DEVICE TYPE | | | |
|------|-----------|-----|---------|-----|---------|--------------|-----------------|--|--|
| SIZE | ORGANIZAT | ION | PINS | | TYPE | 0°C to +75°C | -55°C to +125°C | | |
| 11/ | 256x4 | ос | 16 | | INI 4/3 | 63S140 | 53S140 | | |
| IIX | 250X4 | TS | 1.0 | J,N | J,IN | 63S141 | 53S141 | | |
| 2K | 512x4 | oc | 16 | | LNI | 63S240 | 53S240 | | |
| ۷۲ | TS | | 16 J,N | | J,IN | 63S241 | 53S241 | | |

Pin Configurations



Absolute Maximum Ratings

| Supply Voltage, V _{CC} | | |
|---------------------------------|---------------|---------------|
| | | |
| Off-state output voltage | ************* | |
| Storage temperature | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | 1 | MILITAI NOM | | | MMER NOM | | UNIT |
|--------|--------------------------------|-----|----------------|-----|------|-------------|------|------|
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | | MIN TY | P† MAX | UNIT |
|-----------------|---------------------------------|---|--|-------------|--------|-----------|------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VIH | High-level input voltage | | | , | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | V |
| ΊL | Low-level input current | V _{CC} = MAX | V ₁ = 0.4V | | | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | VI = VCC MAX | | | 40 | μΑ |
| Voi | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V | I _{OL} = 16mA | MIL | | 0.5 | V |
| VOL | Low-level output voltage | V _{IH} = 2V | IOL TOTAL | СОМ | | 0.45 | |
| V _{ОН} | High-level output voltage * | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | MIL I _{OH} = -2mA COM I _{OH} = -3.2mA | | 2.4 | | V |
| lozL | 04 -1-1- | | V _O = 0.4V | | | -40 | μΑ |
| lozh | Off-state output current * | V _{CC} = MAX | V _O = 2.4V | | | 40 | μΑ |
| CEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V V _O = 5.5V | | | 40 100 | μΑ |
| los | Output short-circuit current ** | V _{CC} = 5V | V _O = 0V | | -20 | -90 | mA |
| ¹ cc | Supply current | V _{CC} = MAX All inputs | 'S140 'S141 | | | 30 130 | mA |
| | | grounded. All outputs open. 'S240 'S241 | | | (| 90 130 | |

^{*}Three-state only

^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second


[†]Typicals at 5.0V_{CC} and 25°C T_A

Switching Characteristics


Over Commercial Operating Conditions

| DEVICE TYPE | | t _{AA} (ns) t _{EA} (ns) SS ACCESS TIME ENABLE ACCESS TI | | | | (ns) OVERY TIME |
|----------------|------------------|---|-----|-----|-----|--------------------|
| ITPE | TYP [†] | MAX | TYP | MAX | TYP | MAX |
| 63S140/1 | 29 | 45 | 15 | 25 | 15 | 25 |
| 63S240/1 | 27 | 45 | 15 | 25 | 15 | 25 |
| 53S140/1 | 29 | 55 | 15 | 30 | 15 | 30 |
| 53S240/1 | 27 | 55 | 15 | 30 | 15 | 30 |

 $^{^\}dagger$ Typicals at 5.0V/V $_{CC}$ and 25°C $^\intercal A$





Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms





Enable Access Time and Recovery Time

Low Power Generic Ti-W PROM Family 53/63LSXXX

Features/Benefits

- Very low power
- Excellent speed-power product
- Reliable Titanium-Tungsten (Ti-W) fuses
- Low voltage programming
- · Industry standard pin-out
- . PNP inputs for low input current

Applications

- Microprogram control store
- Microprocessor program store
- Look up table
- · Character generator
- Random logic
- Code converter

Description

The 'LSXXX family features very low speed power product, low input current PNP inputs, full Schottky clamping and three-state and open collector outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on chip circuitry and extra fuses provide preprogramming testing which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming


The low power ('LSXXX) generic PROM family has the same programming specifications as the standard TiW ('SXXX) PROMs. This allows the same generic programmer and personality card to be used for both 'LSXXX and 'SXXX PROMs.

Low Power Generic PROM Selection Guide

| | MEMORY | PAC | KAGE | DEVIC | E TYPE |
|------|--------------|------------|------|--------------------|--------------------|
| SIZE | ORGANIZATION | PINS | TYPE | 0°C to +75°C | −55°C to +125°C |
| 1K | 256x4 | OC 16 | J,N | 63LS140 63LS141 | 53LS140 53LS141 |
| 2K | 512x4 | OC S 16 | J,N | 63LS240 63LS241 | 53LS240 53LS241 |

Pin Configurations





Absolute Maximum Ratings

| Supply Voltage, V _{CC} | 9. |
|---------------------------------|----|
| Input Voltage | |
| Off-state output voltage | |
| Storage temperature | |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT |
|--------|--------------------------------|-------------------------|------------------------|------|
| Vcc | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | V |
| TA | Operating free-air temperature | - 55 125 | 0 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | | MIN | TYPT MAX | UNIT |
|------------------|---------------------------------|--|--|-----|-----|-------------------|------|
| VIL | Low-level input voltage | | | | F | 0.8 | ٧ |
| V _{IH} | High-level input voltage | | | | 2 | The second second | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | V |
| I _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.4V | | | -0.25 | mA |
| I _{IH} | High-level input current | V _{CC} = MAX | VI = VCC MAX | | | 40 | μΑ |
| | | V _{CC} = MIN | | MIL | | 0.5 | |
| VOL | Low-level output voltage | $V_{IL} = 0.8V$ $V_{IH} = 2V$ | I _{OL} = 16mA | сом | | 0.45 | V |
| Vон | High-level output voltage* | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | MIL $I_{OH} = -2mA$ COM $I_{OH} = -3.2mA$ | | 2.4 | | V |
| lozL | | | V _O = 0.4V | | | -40 | μΑ |
| ¹ OZH | Off-state output current* | V _{CC} = MAX | V _O = 2.4V | | | 40 | μΑ |
| CEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V V _O = 5.5V | | | 40 100 | μΑ |
| los | Output short-circuit current ** | V _{CC} = 5V | V _O = 0V | | -20 | -90 | mA |
| 1 | Supply current | V _{CC} = MAX All inputs | 'LS140, 'LS141 | | | 50 70 | |
| 'cc | Outpriy Current | grounded. All outputs open. | 'LS240, 'LS241 | | | 50 70 | mA |

^{*} Three-state only.

^{**}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


 $[\]dagger\,\mathrm{Typicals}$ at 5.0V V_{CC} and 25°C T_{A}

Switching Characteristics


Over operating conditions

| DEVICE TYPE | | A(ns) CCESS TIME | | t _{EA} (ns) t _{ER} (ns) NABLE ACCESS TIME ENABLE RECOVERY TIME | | |
|----------------|------|---------------------|-----|--|-----|-----|
| | TYP† | MAX | TYP | MAX | TYP | MAX |
| 63LS140/1 | 38 | 55 | 12 | 30 | 20 | 30 |
| 63LS240/1 | 44 | 60 | 16 | 30 | 15 | 30 |
| 53LS140/1 | 38 | 75 | 12 | 35 | 20 | 35 |
| 53LS240/1 | 44 | 75 | 16 | 35 | 21 | 35 |

[†]Typicals at 5.0V $\rm V_{\hbox{\footnotesize CC}}$ and 25° C $\rm T_{\hbox{\footnotesize A}}$.




Standard Test Load




Input pulse amplitude 3.0V Input rise and fall times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms



Address Access Time



Enable Access Time and Recovery Time

High Performance Registered 1024x4 PROM 53/63RA441

Features/Benefits

- Edge triggered "D" registers
- Advanced Schottky processing
- 4-bit-wide in 18 pin for high board density
- Lower system package counts
- Lower system power
- · Faster cycle times
- 16mA IOI output drive capability

Applications

- Pipelined microprogramming
- State sequencers
- · Next address generation
- Mapping PROM

Description

A family of registered PROMs offers new savings for designers of pipelined microprogrammable systems. The wide instruction register which holds the microinstruction during execution, is now incorporated into the PROM chip.

Ordering Information

| | MEMORY | PAC | KAGE | DEVICE TYPE | | |
|------|--------------|------|------|-------------|---------|--|
| SIZE | ORGANIZATION | PINS | TYPE | MIL | СОМ | |
| 4K | 1024x4 | 18 | J, N | 53RA441 | 63RA441 | |


Edge Triggered Register

The PROM output is loaded into a 4-bit register on the rising edge of the clock. The use of the term "register" is to be distinguished from the term "latch," in that a register contains master slave flip-flops and the latch contains gated flip-flops. The advantages of using a register are that system timing is simplified, and faster micro cycle times can be obtained.

The output of the register is buffered by three-state drivers which are compatible with the new low-power Schottky three-state bus standard.

Pin Configuration

53/63RA441



Absolute Maximum Ratings

| Supply voltage, V _{CC} | | | 7∨ |
|---------------------------------|------|---|-------------------|
| Input voltage | | | |
| Off-state output voltage | | • | 5.5V |
| Storage temperature | | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY | COMMERCIAL | UNIT |
|-----------------|--------------------------------|-------------|-------------|------|
| | | MIN TYP MAX | MIN TYP MAX | Oiti |
| v _{CC} | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | V |
| t _{su} | Address set-up time | 60 30 | 50 30 | 100 |
| th | Address hold time | 0 -10 | 0 -10 | |
| t _w | Clock pulse width | 25 8 | 20 8 | |
| TA | Operating free-air temperature | -55 125 | 0 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | ्राच्या । प्राप्तक श्र स्थानीत्रमः । प्राप्तिक स्थान | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|-----------------|-------------------------------|--|--|-----|-----|------------|------------|------|
| V _{IL} | Low-level input voltage | A Committee of the Comm | | | | | 0.8 | V |
| VIH | High-level input voltage | | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | | -1.5 | V |
| Ίμ | Low-level input current | V _{CC} = MAX | V ₁ = 0.4V | | | | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V _I = V _{CC} | | | | 40 | μΑ |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OL} = 16mA | | | | 0.5 | ٧ |
| Vон | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL I _{OH} = -2mA COM I _{OH} = -3.2mA | | 2.4 | | | ٧ |
| lozL | Off state output ourrant | V = MAY | V _O = 0.5V | | | | -40 | μА |
| lozh | Off-state output current | V _{CC} = MAX | V _O = 2.4V | | | | 40 | μΑ |
| los | Output short-circuit current* | V _{CC} = 5V | V _O = 0V | | -20 | | -90 | mA |
| loc | Supply current | V _{CC} = MAX | All inputs grounded All outputs open | MIL | | 120 120 | 175 165 | mA |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics


Over Operating Conditions

| SYMBOL | PARAMETER | MIN | IILITAR TYP† | MAX | 100 | MERC TYP† | | UNIT |
|----------------------------------|---|-----|-----------------|-----|-----|--------------|----|------|
| t _{pd} | Clock to output access time | | 20 | 35 | | 20 | 30 | |
| t _{ER} /t _{EA} | Enable to output access and recovery time | | 19 | 35 | | 19 | 30 | |

[†]Typicals at 5.0V V_{CC} and 25°C T_A


2

Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V


Definition of Waveforms



Registered PROMs Impact Computer Architecture by John Birkner

Pipelined Microprogrammable Systems

Microprogrammed processors and controllers can generally be classified as either pipelined or non-pipelined. The difference is demonstrated by the microcycle timing diagrams below:



Clearly, the benefit of pipelining is that the microcycle time is defined by the **longer of either** fetch or execution times, rather than the **sum of both** fetch and execution times. This gain can be as much as 2:1, if fetch and execution times are equal. The gain in cycle time is, of course, lost when a branch requires the look ahead fetch to be discarded. The ratio of sequential fetches to branches varies according to application. In heavily decision-oriented applications, the ratio may be as low as 3:1. Typically, the ratio is 5:1. An example of a pipelined microprogrammed processor is shown in Figure 1.




Figure 1. Pipelined Microprogrammed Processor

Benefits

Advantages of registered PROMs in pipelined microprogrammable systems are:

- · Lower package counts
- Lower power consumption
- Faster cycle times

In a benchmark system requiring a control store of 64 bits by 1024 or 2048 words, these benefits are equated to:

- 8 external register package savings
- Over 1 amp max ICC reduction (compared to Schottky registers)
- 280mA max I_{CC} reduction (compared to low power Schottky registers)
- 20nsec faster cycle time (compared to low power Schottky registers)

Structured Logic

The registered PROM is a structured logic primitive which, along with other primitives, can be used as building blocks to define a variety of processor and controller architectures.

The most basic architecture is formed by feeding the outputs of a registered PROM back to the address inputs.

This state machine can sequence from one step to the next as a function of present state and test inputs.




Figure 2. State Sequencer

A powerful microprogram sequencer can be constructed from registered PROMs, as shown in Figure 3. The Next Address PROM provides the normal sequence while the Branch Address PROM provides instant availability of an alternate sequence when the branch condition is satisfied. The Return Jump RAM provides a microsubroutine capability.

An 8-bit microprogrammed computer can be constructed, Figure 4, using as little as 30 ICs. A 100nsec microcycle is easily achiev-

able. Instruction decode is accomplished by direct vector from 8-bit macro instruction into microspace. Dynamic RAM control signals RAS, CAS and WRITE are under direct microprogram control.

The 8-bit computer, Figure 4, is a particularly good example of how the registered PROM takes its place among RAMs, registers and buffers as a basic building block in high performance microprogrammable systems.




Figure 3. Microprogram Sequencer




Figure 4. 8-Bit Computer

Ti-W PROM Programming Instructions

Device Description

All of the High Performance Generic Ti-W PROM Families are manufactured with all outputs low in all storage locations. To produce a high at a particular word, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

- 1. VCC is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level.
- 3. The device is enabled.

In order to avoid misprogramming the PROM only one output at at time is to be programmed. Outputs not being programmed should be left open or connected to V_{CC} (4.2v to 6.2v) via 5K Ω resistors.

Programming Sequence

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase V_{CC} to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VOUT and VCC to normal levels

Programming Timing

In order to insure the proper sequence, a delay of 100ns or greater must be allowed between steps. The enabling pulse must not occur less than 100ns after the output voltage reaches programming level. The rise time of the voltage on V_{CC} and the output must be between 1 and 10 $V/\mu s$.

Programming Parameters

Do not test these parameters or you may program the device.

| SYMBOL | PARAMETER | MIN | RECOMMENDED VALUE | MAX | UNIT |
|--------|--|------|----------------------|------|------|
| VCCP | Required V _{CC} for programming | 10.5 | 11.0 | 11.5 | V |
| VOP | Required output voltage for programming | 10.5 | 11.0 | 11.5 | V |
| tR | Rise time of VCC or VOUT | 1.0 | 5.0 | 10.0 | V/μs |
| ICCP | Current limit of VCCP supply | 800 | 1000 | | mA |
| lop | Current limit of VOP supply | 15 | 20 | | mA |
| tPW | Programming pulse width (enabled) | 9 | 10 | 11 | μs |
| VCC | Low VCC for verification | 4.2 | 4.3 | 4.4 | V |
| Vcc | High V _{CC} for verification | 5.8 | 6.0 | 6.2 | V |
| MDC | Maximum duty cycle of VCCP | | 25 | 25 | % |
| tD | Delay time between programming steps | 100 | 120 | | ns |
| VIL | Input low level | 0 | 0 | 0.5 | V |
| VIH | Input high level | 2.4 | 3.0 | 5.5 | V |

Verification

After each programming pulse verification of the programmed bit should be made with both low and high V_{CC}. The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

Additional Pulses

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. After verification an additional 5 programming pulses must be applied to insure the reliability of the programmed bit.


Board Level Programming

Board level programming is easily accomplished since only an enabled PROM is programmed. At the board level only the desired PROM and output should be enabled.

Programming Registered PROMs

The registered PROM is programmed in the same manner as standard PROMs.

Programming Waveforms



 $t_D = 100$ ns min $t_{DW} = 9\mu$ s min 11μ s max

NOTE: Programming pulse t_{pw} is applied for 5 additional pulses after verification indicates a bit is blown.

Figure 1.

Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 95%. If your programming yield is lower, check your programmer. It may not be properly calibrated. (See figure 1)

Programming is final manufacturing—it must be quality-controlled. Equipment must be calibrated as a regular

routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.


Remember—The best PROMs available can be made unreliable by improper programming techniques.

| PART NUMBER | | | | | | SOCKET ADAPTER | | |
|--------------------|--------------------|------|---------------|---------------------|----|---------------------------|-----------------------------|--|
| MILITARY | COMMERCIAL | SIZE | CONFIGURATION | N OUTPUT NO. OF PIN | | DATA I/O (ALL SERIES)* | PRO-LOG (SERIES 90, 92)† | |
| 53S140 53S141 | 63S140 63S141 | 1K | 256×4 | OC TS | 16 | 715-1035-1 | PA16-1 | |
| 53LS140 53LS141 | 63LS140 63LS141 | 1K | 256x4 | OC TS | 16 | 715-1035-1 | PA16-1 | |
| 53S240 53S241 | 63S240 63S241 | 2K | 512x4 | OC TS | 16 | 715-1035-2 | PA16-1 | |
| 53LS240 53LS241 | 63LS240 63LS241 | 2K | 512x4 | OC TS | 16 | 715-1035-2 | PA16-1 | |
| 53RA441 | 63RA441 | 4K | 1024x4 | TS | 18 | 715-1435 | PA18-5 | |

^{*} Program card set is 909-1515-1 for all series DATA/I/O

[†] Personality module is PM9066 for all PRO-LOG (series 90, 92)

Ti-W PROM Programming Instructions



Generic ROM Family 52/62XX-1 52/62XX-2

Features/Benefits

- High bit density up to 16K
- . PNP inputs for low input current
- High speed Schottky technology
- . Open collector or three state outputs

Applications

- Character generator
- Look up table
- Microprocessor program store
- Microprogram store
- Random logic
- Code converter

Description


The 52/6200 series generic ROM family is available in sizes from 8K through 16K bits. The 8-bit-wide ROMs are available as 1Kx8 and 2Kx8 organization. Additional 9-bit and 10-bit-wide output configurations are available for custom logic or character generator applications.


Generic ROM Selection Guide


| MEMORY | | | DAGU | 405 | DEVICE TYPE | | |
|--------------|--------------|----|----------------|-------|-------------|----------|--|
| SIZE | ORGANIZATION | | PACK | AGE | COMMERCIAL | MILITARY | |
| | | oc | | F24 | 6280-1 | 5280-1 | |
| | | TS | e e e | F24 | 6281-1 | 5281-1 | |
| 0400 | 1024x8 | oc | J24 | F4-24 | 6280-2 | 5280-2 | |
| 8192 | 102480 | TS | J24 | F4-24 | 6281-2 | 5281-2 | |
| n guarday is | | oc | 4. | F24 | 6282-1 | 5282-1 | |
| | | TS | | F24 | 6283-1 | 5283-1 | |
| 00.0 | 1004.0 | oc | | | 6260-1 | 5260-1 | |
| 9216 | 1024x9 | TS | J. | 24 | 6261-1 | 5261-1 | |
| 10010 | 1004.10 | ОС | a light to the | | 6255-1 | 5255-1 | |
| 10240 | 1024x10 | TS | J. | 24 | 6256-1 | 5256-1 | |
| 20000 | 4450.0 | oc | | | 6290* | 5290* | |
| 10368 | 1152x9 | TS | J. J. | 24 | 6291* | 5291 * | |
| | 00.100 | oc | | | 6275-1 | 5275-1 | |
| 16384 | 2048x8 | TS | J. | 24 | 6276-1 | 5276-1 | |


^{*}Detailed information in section 5 (character generators)

Pin Configurations









Absolute Maximum Ratings

| Supply Voltage, V _{CC} | |
|---------------------------------|------|
| Input Voltage | |
| Off-state output voltage | |
| Storage temperature | |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY COMMERCIAL MIN NOM MAX MIN NOM MAX | UNIT |
|--------|--------------------------------|---|------|
| VCC | Supply voltage | 4.5 5 5.5 4.75 5 5.25 | ٧ |
| TA | Operating free-air temperature | -55 125 0 75 | °C |

Swells A 10

Electrical Characteristics Over Operating Conditions


| SYMBOL | PARAMETER | | TEST CONDITIONS | | MIN TYP | MAX | UNIT |
|------------------|-------------------------------|---|---|--|---|-------------|------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VIΗ | High-level input voltage | ing. Ang | | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | ٧ |
| IIL | Low-level input current | V _{CC} = MAX | V ₁ = 0.45V | day in the purpose of the second | | -0.25 | mA |
| ħĤ | High-level input current | V _{CC} = MAX | V _I = 2.4V | | | 40 | μΑ |
| l _l | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | | 1.0 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | '75, '76, '80, '81, '82, '83 '55, '56, '60, '61 | | 0.5 | ٧ |
| V _{ОН} | High-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | $\begin{array}{ccc} MIL & I_{OH} = -1mA \\ \\ \hline COM & I_{OH} = -2mA \end{array}$ | | 2.4 | | v |
| ^l OZL | Off state outside aureau | $V_{CC} = MAX$ $V_{O} = 0.5V$ | '80, '81, '82, '83, '55, '75, '76 | '56, '60, '61 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | -50 -100 | μΑ |
| lozh | Off-state output current | V _{CC} = MAX V _O = 2.4V | '80, '81, '82, '83, '55, '75, '76 | '56, '60, '61 | | 50 100 | μΑ |
| ^I CEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V | 10.0 | 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 100 | μА |
| los | Output short-circuit current | V _{CC} = 5.0V | V _O = 0V | No. | -20 | -90 | mA |
| | vile ett. | V MAN | '55, '60 | 4. | | 165 | |
| | | V _{CC} = MAX, All inputs | '56, '61 | | | 175 | |
| ¹ cc | Supply current | grounded | '82 '83 | | 113 | 155 | mA |
| | Attivities (Section 2015) | All outputs open | '80, '81 | | 113 | 155 | 1 |
| | | орон | '75, '76 | | | 190 | |

Switching Characteristics

Over Operating Conditions


| DEVICE TYPE | t _{AA} (ns) ADDRESS ACCESS TIME | t _{EA} (ns) ENABLE ACCESS TIME | t _{ER} (ns) ENABLE RECOVERY TIME | CONDITIONS (See standard test load | | |
|----------------|--|--|---|------------------------------------|-------|--|
| | MAX | MAX | MAX | R1Ω | R2Ω | |
| 6255-1, 6256-1 | 100 | 70 | 40 | | | |
| 5255-1, 5256-1 | 150 | 80 | 45 | 750 | 1500 | |
| 6260-1, 6261-1 | 100 | 70 | 40 | 750 | 1500 | |
| 5260-1, 5261-1 | 150 | 80 | 45 | · | 1 | |
| 6275-1, 6276-1 | 110 | 40 | 40 | | | |
| 5275-1, 5276-1 | 120 | 50 | 50 | 1 | 1 | |
| 6280-1, 6281-1 | 80 | 70 | 45 | 1 500 | 1 110 | |
| 5280-1, 5281-1 | 140 | 90 | 50 | 560 | 1110 | |
| 6282-1, 6283-1 | 80 | 70 | 45 | 1 | 1 | |
| 5282-1, 5283-1 | 140 | 90 | 50 | 1. | | |


Standard Test Load



Input Pulse Amplitude Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements made at 1.5V

Definition of Waveforms





High Speed Character Generators

Features/Benefits

- 100 ns max, access time
- Low power dissipation—500 mW
- Standard packaging—18 pin dip/24 pin dip
- · Single 5 volt supply
- 64/128 characters in one package
- Open collector or three-state

Applications

- CRT displays
- Printing calculators
- LED arrays
- Typesetting

Description


The intended application for these devices is the generation of 64 or 128 ASCII alpha-numeric characters utilizing a read out system which generates the characters either horizontally or vertically, one word line at a time.

Character Generator Selection Guide

| GENERIC | CHARA | CTERS | MATRIX | SCAN | СОММ | ERCIAL | MILI | ΓARY | PKG |
|----------|-------|--------|--------|------------|------|--------|------|------|-----|
| PART NO. | NO. | TYPE | MATRIX | SCAN | ОС | TS | oc | TS | PKG |
| 6055 | | | 5 x 7 | Row | 6055 | 6155 | 5055 | 5155 | J18 |
| 6056† | 64 | ASCII | 5 x 7 | Column | 6056 | 6156 | * | * | J24 |
| 6071 | | | 7 x 9 | Row | 6071 | 6171 | * | * | J24 |
| 6061 † | 11 | | 5 x 7 | Row | 6061 | 6161 | * | * | |
| 6062 † | 128 | ASCII | 5 x 7 | Column | 6062 | 6162 | * | * | J24 |
| 6072 | | | 7 x 9 | Row | 6072 | 6172 | * | * | |
| 6290 | 128 | Custom | 7 x 9 | Row | 6290 | 6291 | 5290 | 5291 | J24 |
| 6292 | 120 | Custom | 9 x 9 | Row/Column | 6292 | 6293 | 5292 | 5293 | J24 |

^{*} For military versions of these Character Generators contact the factory.

Pin Configurations



^{† &}quot;OR" enable = E1 E2 + E3 E4

High Speed Character Generators

Absolute Maximum Ratings

| Supply Voltage, VCC | , , | i de la compania de l | 7 V |
|--------------------------|--|---|---------------|
| Input Voltage | | | |
| Off-state output voltage | · | | |
| Storage temperature | rangan da kabupatèn kabupa | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT | |
|--------|--------------------------------|-------------------------|---------------------------|------|--|
| Vcc | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | ٧ | |
| TA | Operating free-air temperature | - 55 125 | 0 75 | °C | |

Electrical Characteristics Over Operating Conditions


| SYMBOL | PARAMETER | | FEST CONDITIONS | | MIN TYP | MAX | UNIT |
|------------------|---|---|--------------------------------|-----------|---------|-----------|----------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| ViΗ | High-level input voltage | | | | 2 | | |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | V |
| I _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | 1 No. 3 | -0.25 | mA |
| l _{IH} | High-level input current | V _{CC} = MAX | V _I = 2.4V | | | 40 | μΑ |
| i II | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | | 1 | mA |
| | | | MIL I _{OL} = 8mA | '55, '56, | | | |
| V _{OL} | L Low-level output voltage $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ $I_{OL} = 10mA$ | | COM IOL = 10mA | '61, '62 | | 0.5 | V |
| ·OL | | '71, '72 | | 0.0 | ľ | | |
| V _{ОН} | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL I _{OH} = -1mA | | 2.4 | | V |
| 3 | | V _{CC} = MAX | '55, '56, '61, '62 | | | -50 | |
| lozl | ~ | V _O = 0.5V | '71, '72 | | | -100 | μΑ |
| ^I OZH | Off-state output current | $V_{CC} = MAX$ $V_{O} = 2.4V$ | '55, '56, '61, '62 '71, '72 | | | 50 100 | μΑ |
| ICEX | Open collector output current | V _{CC} = MAX | $V_0 = 2.4V$ | | | 100 | μΑ |
| los | Output short-circuit current | V _{CC} = 5V | V _O = 0V | | -20 | -90 | mA |
| | | V _{CC} = MAX | Open collector | | | 170 | |
| lcc | Supply current | All inputs grounded All outputs open | Three state | | | 180 | mA |

Switching Characteristics

Over Operating Conditions


| DEVICE TYPE | tAA(ns) ADDRESS ACCESS TIME | tEA(ns) ENABLE ACCESS TIME | tER(ns) ENABLE RECOVERY TIME | CONDITIONS (See standard test load) | |
|---------------------|-----------------------------|----------------------------|------------------------------|---|------|
| | MAX | MAX | MAX | R1 Ω | R2Ω |
| 6X55,6X56,6X61,6X62 | 100 | 70 | 45 | 560 | 1100 |
| 5055, 5155 | 175 | 90 | 50 | 300 | 1100 |
| 6X71, 6X72 | 125 | 75 | 40 | 750 | 1500 |


Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements Made at 1.5V

Definition of Waveforms





Enable Access Time and Recovery Time

Tabulation by Octal Select-Code

64 ASCII Characters

Row Scan 6055, 6071 Column Scan 6056

| | | | | | | | | 7 | |
|----|---|---|---|---|----|---|---|---|--|
| 0. | @ | Α | В | С | D | E | F | G | |
| 10 | н | 1 | J | K | L | М | N | 0 | |
| 20 | Р | Q | R | S | Ţ | U | ٧ | W | |
| 30 | X | Υ | Z | [| \ |] | ŧ | - | |
| 40 | | 1 | " | # | \$ | % | & | , | |
| 50 | (|) | * | + | , | _ | | 1 | |
| | | | | | | 5 | | | |
| 70 | 8 | 9 | : | : | < | = | > | ? | |

Example:

The Character \$ is addressed by the octal code 44

128 ASCII Characters


Row Scan 6061, 6072 Column Scan 6062

| | 0 | <u>"L</u> | 2 | 3 | 4 | 5 | 6 | 7 | <u>-</u> |
|-----|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------------------|
| 0 | Δ | Δ | Δ | Δ | Δ | Δ | Δ | Δ | |
| 10 | Δ | Δ | \triangle | \triangle | \triangle | \triangle | Δ | Δ | |
| 20 | Δ | Δ | Δ | Δ | \triangle | \triangle | \triangle | Δ | typeralis Marie Alexander (1984) |
| 30 | Δ | \triangle | |
| 40 | | ! | " | # | \$ | % | & | • | |
| 50 | (|) | * | + | , | _ | • | 1 | |
| 60 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
| 70 | 8 | 9 | : | ; | < | = | > | ? | |
| | | | | | | , j | 9.60 | v T | Arriver 12 |
| 100 | @ | A | В | С | D | E | F | G | |
| 110 | Н | ı | J | K | L | M | N | 0 | |
| 120 | Р | Q | R | S | Т | U | ٧ | W | |
| 130 | X | Y | Z | [| \ |] | | + | |
| 140 | , | а | b | С | d | е | f | g | |
| 150 | h | i | j | k | ı | m | n | 0 | |
| 160 | р | q | r | s | t | u | ٧ | w | |
| 170 | x | y | Z | {: | ١ | } | ~ | \triangle | |


 Δ This ASCII code represents a control character. For the corresponding display character see the detailed data sheet.

医环状分泌性硬度管 网络斯特特拉特氏线

Generation of the Letter "F"



Using Row Scan



| ASCII INPUT ADDRESS | A ₅ A ₄ A ₃ 0 0 0 | :0 0 ·1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | 1 1 0 | 12.18.1 12.18.1 |
|---|---|------------|------------|------------|------------|------------|------------|--------------------|
| A ₈ A ₇ A ₆ 0 0 0 | 0504030201 | 0504030201 | 0504030201 | 0504030304 | 0504030201 | 0504030201 | 0504030201 | 0504030301 |
| ************************************** | | | | | | | | |
| 0 1 0 | | | | | | | | |
| | | | | | | | | |
| 1 0 0 | | | | | | | | |
| 1** 0 1 | | | | | | | | |
| 1 1 0 | | | | | | | | |
| | | | | | | | | |

A "Filled In" Square Represents a Low Memory Output

| ASCII INPUT ADDRESS | A ₅ A ₄ A ₃ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | 1 1 0 | OFFICE TOTAL PROMETRY |
|---|---|-------|-------|-------|-------|-------|-------|-----------------------------|
| A ₈ A ₇ A ₆ 0 0 0 | O1 | | | | | | | |
| 0 0 1 | O1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | |
| 0 1 0 | O1 | | | | | | | |
| 0 1 1 | O1 8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | |
| 1 0 0 | 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | |
| 1 0 1 | 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | |
| 1 1 0 | 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | | | |
| | 01 | | | | | | | |

| 11 | NSCI NPU DRE | T | A ₆ A ₅ A ₄ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | 1 1 0 | 1 1 1 |
|----------------|--------------------|---------------------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| A ₉ | A ₈ | A ₇ 0 | 07060504030201 | 07060504030201 | 07060504030201 | 07060504030201 | 07060504030201 | 07060504030201 | 07060504030201 | 07080504030201 |
| 0 | 0 | | | | | | | | | |
| 0 | | 0 | | | | | | | | |
| 0 | | 1 | | | | | | | | |
| • | 0 | 0 | | | | | | | | |
| 1 | 0 | 1 | | | | | | | | |
| 1 | | 0 | | | | | | | | |
| 1 | 1 | • | | | | | | | | |

5 x 7 Character Font 6061 6161

| ASCII INPUT ADDRESS | A ₅ A ₄ A ₃ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | | 1 12 1 |
|--|---|------------|------------|------------|------------|------------|------------|------------|
| A ₉ A ₈ A ₇ A ₆ 0 0 0 0 | 0504030301 | 0504030201 | 0504030201 | 0504030204 | 0504030301 | 0504030201 | 0504030201 | 0504030201 |
| 0 0 0 1 | (BS)* | (HT)* | (LF)* | (VT)* | (FF)* | (CR) * | (so)* | |
| 0 0 1 0 | (DLE)* | (DC1) * | (DC2)* | (DC3) * | (DC4)* | | | (ETB) * |
| 0 0 1 1 | | (EM)* | (SUB)* | (ESC) * | (FS)* | (GS)* | | (US)* |
| 0 1 0 0 | | | | | | | | |
| 0 1 0 1 | | | | | | | | |
| 0 1 1 0 | | | | | | | | |
| 0, 1 1 1 | | | | | | | | |

^{*} The letters in parenthesis identify the control code corresponding to the appropriate pictorial representation. These representations were obtained from the USASI X 3.2 Code Practice Manual.

| ASCII INPUT ADDRESS | A ₅ A ₄ A ₃ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 - 0 : 0 | 1 0 1 | 1 1 0 | 1 1 1 |
|--|---|------------|------------|------------|------------|------------|------------|------------|
| A ₉ A ₈ A ₇ A ₆ 1 0 0 0 | 0504030201 | 0504030301 | 0504030201 | 0504030301 | 0504030201 | 0504030201 | 0504030201 | 0504030201 |
| 1 0 0 1 | | | | | | | | |
| 1 0 1 0 | | | | | | | | |
| 1 0 1 1 | | | | | | | | |
| 1 1 0 0 | | | | | | | | |
| 1 1 0 1 | | | | | | | | |
| 1 1 1 0 | | | | | | | | |
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | (DEL)* |

7 x 9 Character Font 6072 6172

| ASCII INPUT ADDRESS | A ₆ A ₅ A ₄ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | 1 1 0 | 1 1 1 |
|---|---|---------------------------------------|--------|---------|--------|--|----------------|--|
| A ₁₀ A ₉ A ₈ A ₇ 0 0 0 0 | 07060504030201 | 07060504030201 | | (ETX) * | (EOT)* | (ENQ) * | 07060504030201 | (BEL)* |
| 0 0 0 1 | | | (LF)* | | (FF)* | (CR)* | | |
| 0 0 1 0 | (OLE)* | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | (DC2)* | | | 00000000000000000000000000000000000000 | (SYN)* | 00000000000000000000000000000000000000 |
| 0 0 1 1 | (CAN)* | (EM)* | (Sub)* | (ESC)* | (FS)* | (GS)* | (sx) * | (Us)* |
| 0 1 0 0 | | | | | | | | |
| 0 1 0 1 | | | | | | | | |
| 0 1 1 0 | | | | | | | | |
| 0 - 1 - 1 1 | | | | | | | | |

^{*}The letters in parenthesis identify the control code corresponding to the appropriate pictorial represention.

These representations were obtained from the USASI X 3.2 Code Practice Manual.

| ASCII INPUT ADDRESS | A ₆ A ₅ A ₄ 0 0 0 | 0 0 1 | 0 1 0 | 0 1 1 | 1 0 0 | 1 0 1 | 1 1 0 | 1 1 1 |
|---|---|-------|----------------|----------------|----------------|----------------|----------------|----------------|
| A ₁₀ A ₉ A ₈ A ₇ 1 0 0 0 | 07060504030201 | | 07060504030201 | 07060504030201 | 07060504030201 | 07960504030201 | 07060504030201 | 07060504030201 |
| 1001 | | | | | | | | |
| 1010 | | | | | | | | |
| 1011 | | | | | | | | |
| 1100 | | | | | | | | |
| 1101 | | | | | | | | |
| 1110 | | | | | | | | |
| 1111 | | | | | | | | (DEL)* |

High Speed Custom Character Generators 52/6290 52/6291 52/6292 52/6293

Features/Benefits

- Schottky—high speed 10MHz
- Specifically designed for custom 7 x 9 row scan and 9 x 9 font character generators
- . Up to 128 characters in one package
- Low power dissipation—500mW
- Standard packaging-24 pin dip
- Single 5 volt supply
- 125 ns max. access time

Applications


- A single package high speed bipolar replacement for slow multiple package MOS character generators
- CRT displays
- · Printing calculators
- LED arrays
- Typesetting
- Navigation systems

Description

A 7 x 9 font row scan character has 7 outputs and 9 rows per character. The character is formed one row at a time. 9 words of a ROM with 7 outputs per word are required for each character. 128 characters required on 1152 x 7 ROM which is the size of the 5290/1, 6290/1. For custom column scan 7 x 9 characters consult the standard bipolar 7 x 9 character generator data sheet.

Pin Configuration

5290/1, 6290/1 (7 x 9 Row Scan)



A 9 x 9 font character has 9 outputs and 9 rows of columns per character depending upon whether we are forming a row or column scan. 9 words of a ROM with 9 outputs per row are required for each character. 128 characters require an 1152 x 9 ROM which is the 5292/3, 6292/3.

A3, A2, A1, and A0 pins are used to scan through the 9 ROM words per character. This is usually implemented by "short counting" a 4-bit binary counter so that it counts from 0000 to 1000 (9 counts) continuously (See applications section). A4 thru A10 are used to pick one of the 128 characters. A4 is the least significant binary digit and A10 is the most significant binary digit.

The enable E1, and E2 must both be low to activate the part. A disabled part (E1 or E2 high) has high memory outputs permitting wire ORing or blanking.

Custom Font

It's easy to go from custom font to the punched card or tape format preferred by Monolithic Memories Inc. Several examples are shown. We have arbitrarily assumed that a character is formed by a series of low memory outputs in a background of high memory outputs. The assumption, of course can be reversed.

5292/3, 6292/3 (9 x 9 Row or Column Scan)

| | <u> </u> | | |
|----|-------------------------|----------------|----|
| ▣ | A ₀ V | СС | 24 |
| 2 | A ₁₀ | A ₁ | 23 |
| 3 | A9 100, 1445 10 1041 40 | A ₂ | 22 |
| 4 | A8 11 11 11 11 11 | A ₃ | 21 |
| 5 | A7 | Ē1 | 20 |
| 6 | A6 07 113 | E ₂ | 19 |
| 1 | A ₅ | 09 | 18 |
| 8 | A4 | 08 | 17 |
| 9 | 01 | 07 | 16 |
| 10 | 02 | 06 | 15 |
| 11 | 0 ₃ | 05 | 14 |
| 12 | GND | 04 | 13 |

Note 1): A0, A1, A2, A3 are used for the character scan.

2): Both enables must be low to advance the device.

Absolute Maximum Ratings

| Supply Voltage, VCC | | فالمناف والمناف | |
|--------------------------|---|---|-------------------|
| Input Voltage | · | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | <i>,</i> 7V |
| Off-state output voltage | | | |
| Storage temperature | | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT |
|--------|--------------------------------|-------------------------|---------------------------|------|
| Vcc | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| TA | Operating free-air temperature | -55 125 | 0 75 | °C |

Electrical Characteristics Over Operating Conditions


| SYMBOL | PARAMETER | . 1 현대 (1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|------------------|-------------------------------|---|--|-----|---|-------|------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VIH | High-level input voltage | | | 2 | | | |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | ٧ |
| Ι _Ι L | Low-level input current | V _{CC} = MAX | V _I = 0.45V | | *************************************** | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V _I = 2.4V | | 44. | 40 | μΑ |
| l ₁ | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | - | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OL} = 6mA | | | 0.5 | V |
| V _{ОН} | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | MIL I _{OH} = -1mA COM I _{OH} = -2mA | 2.4 | | | V |
| lozL | A | V _{CC} = MAX | V _O = 0.5V | | | -100 | μΑ |
| lozh | Off-state output current | V _{CC} = MAX | V _O = 2.4V | | | 100 | μΑ |
| ^I CEX | Open collector output current | V _{CC} = MAX | V _O = 2.4V | | | 100 | μΑ |
| los | Output short-circuit current | V _{CC} = 5V | V _O = 0V | -20 | | -90 | mA |
| | | V _{CC} = MAX | Open collector | | | 170 | |
| lcc | Supply current | All inputs grounded All outputs open | Three state | | | 180 | mA |

Switching Characteristics

Over Operating Conditions


| DEVICE TYPE | tAA(ns) ADDRESS ACCESS TIME | tEA(ns) ENABLE ACCESS TIME | tER(ns) ENABLE RECOVERY TIME |
|----------------|-----------------------------|----------------------------------|------------------------------------|
| | MAX | MAX | MAX |
| 6290/1, 6292/3 | 125 | 75 | 40 |
| 5290/1, 5292/3 | 150 | 85 | 50 |


Standard Test Load



Input Pulse Amplitude 3.0V Input Rise and Fall Times 5ns from 1.0V to 2.0V Measurements Made at 1.5V

Definition of Waveforms





Enable Access Time and Recovery Time

Custom Truth Table Coding-5290/1, 6290/1

7 x 9 ROW SCAN

The characters \$, &, *, are shown below along with the ROM coding. A "filled in" dot is arbitrarily coded with a low (L)

| | . (| CHA | RAC | TEF | } | | | T | | | 14 " | ROM | | | ΟL | JTPL | JTS | | | FONT | | | | | | |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------|-----|------------------|----------------|----------------|---------------|-----|----|---------|------|-----|----|----------|------|----|----|-------|----|----|----|
| | | S | ELE | СТ | | | | - | | 2.5 | j. | WORD | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 07 | 06 | 05 | 04 | О3 | 02 | 01 |
| A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | | A | 3 A ₂ | A ₁ | A ₀ | (DECIMAL) | | | | | | | | | | | | | | |
| L | L | L | L | L | L | L | 54 | 0 | 0 | 0 | 0 | 0 | Н | Н | L | Н | L | Н | Н | | | | | • | | |
| | | | | | | | | | 0 | 0 | 1 | 1 | Н | L | L | L | L | L | L | | | | • | | | |
| | | | | | | | # | C | 0 | 1 | 0 | 2 | L | Н | L | Н | L | Н | Н | | | | | • | | |
| | | | | | | | CHARACTER | C | 0 | 1 | 1 | 3 | L | Н | L | Н | L | Н | Н | • | | • | | | | |
| | | | | | | | 5 | C | 1 | 0 | 0 | 4 | Н | L | L | L | L | L | Н | | | | _ | | • | |
| | | | | | | | AR. | .0 | 1 | 0 | 1 | 5 | Н | Н | L | Н | L | Н | L | | | | | | | |
| | | | 1 | | | | 동 | | 1 | i | 0 | 6 | Н | Н | L | Н | L | Н | L | | | | | | | |
| | | | | | | | | | 1 | 1 | 1 | 7 | L | L | L | L | L | L | Н | | | | • | | • | |
| | | | | | | | | 1 | 0 | 0 | 0 | 8 | . Н | Н | L | Н | L | Н | Н | | | - | | | | |
| L | L | L | L | L | L | н | | | | ٠. | 1 | 9 | н | L | L | Н | н | Н | Н | | | | | | | |
| | | | | | | | | | | | | 10 | L | Н | Н | L | Н | Н | Н | | | | | | | |
| | | | | | | 1 | | | | | | 11 | L | Н | Н | L | Н | Н | Н | | | | | | | |
| | | | | | | l | | | | | 1 | 12 | Н | L | L | Н | Н | Н | Н | | | | | | | |
| | | | | | | | CH | IAR | CTE | R #2 | ₂ { | 13 | Н | L | L | Н | Н | Н | Н | | • | | | | | |
| | | | | | | | | | | | 1 | 14 | L | Н | Н | L | Н | L | Н | | | | | | | |
| | | | | | | | | | | | | 15 | L | Н | Н | Н | L | L | Н | | | | | | | |
| | | | | | | | | | | | | 16 | L | Н | Н | Н | Н | L | Н | | | | | | | |
| | | | | _ | | | | | | | | 17 | Н | L | L | L | L | Н | L. | | • | • | • | - | | • |
| Н | Н | Н | Н | H | H | H | Ī | | | | | / 1143 | Н | H | Н | Ľ | H | H | Н | | | | • | | | |
| '' | | | l '' | | '' | ' ' | | | | | | 1144 | L | Н | Н | Ē | Н | Н | L | | | | - | | _ | _ |
| | | | | | | | | | | | | 1145 | H | ΙĖ | Н | Ī | Н | L | Н | | | | - | | | |
| | | | | 1 | 4 | | | | | | | 1146 | H | H | İ | tī | L | H | Н | | | | _ | | | |
| | | | | | | 7.7 | CH | IAR | ACTE | R #1 | 128 | 1147 | Н | Н | Н | T | H | Н | Н | 1 | | | | | | |
| | | | | | | | | | | | | 1148 | Н | Н | L | L | L | Н | Н | | | | - | | | |
| | | er we | | | | | | | | | | 1149 | Н | L | Н | L | Н | L | Н | | • | | | | | |
| | | | | | | | | | | | | 1150 | L | Н | Н | L | Н | Н | L | | | _ | | | | |
| | | | | | | | | | | | | 1151 | Н | Н | Н | L | Н | Н | Н | | | | 1.7 B | | | |
| لنـــا | <u> </u> | <u> </u> | <u> </u> | Ь— | <u> </u> | Ь | Ь | | | | | | | Ь | <u></u> | 1 | | Ь | <u> </u> | Ь | | | | | | |

Use of Custom Truth Table Form—5290/1, 6290/1

Truth table forms are available from Monolithic Memories upon request. For customers desiring to make their own forms an example is shown below coded to the 7 x 9 Row Scan example:

| NIC | $\neg \tau$ | |
|-----|-------------|--|
| | | |

A high voltage on the data out lines is signified by an "H". A low voltage on the data out lines is signified by an "L". The word number assumes positive logic on the address pin so for example word 511 = HHHHHHHHHH.

| WORD | | | | 0 | UTPU | TS | | |
|--------|-----|----|----|----|------|----|-----|----|
| NUMBER | PIN | 16 | 15 | 14 | 13 | 11 | 10 | 9 |
| | | 07 | 06 | 05 | 04 | 03 | 02 | 01 |
| 0 | | H | Н | L | Н | L | Н | Н |
| 1 | | Н | L | L | L | L | L | Ŀ |
| • . | i | • | • | • | • | • | . • | • |
| • | | • | • | • | • | • | | • |
| • | | • | • | • | • | • | • | • |
| 1151 | | Н | н | Н | L | Н | Н | н |

Custom Truth Table Coding—5292/3, 6292/3

9 x 9 COLUMN SCAN

The characters , , , *, can be seen in the font if this page is rotated 90° clockwise. A "filled in" dot is arbitrarily coded with a low (L).

9 x 9 ROW SCAN

The 9 x 9 row scan translation would be similar to the 7 x 9 row scan previously shown except that there would be a 9 x 9 font for each character and outputs 8 and 9 in the ROM would be used and coded.

| | С | HA | RAC | TE | R | - | | ROM | | | | ου | TPI | JTS | | | | Γ | | | - | FON | Т | | | |
|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|------------------------------|-----------|----------|----------|--------------|----|-----|-----|----|----|----|----|----|----|----|-----|----|----|----|----|
| | | SE | LE | CT | | | | WORD | | | | | | | | | | | _ | _ | _ | | _ | _ | _ | |
| A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | | (DECIMAL) | O9 | Og | 07 | 06 | 05 | 04 | 03 | 02 | 01 | Og | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 |
| L | L | ٦ | ٦ | L | L | L | (| 8 | Ξ | L | Н | Ξ | Н | L | L | Н | Н | | ı | | | | | | | |
| | | | | | | | | 7 | Н | L | Н | Н | L | Н | Н | L | Н | | | | | | | | | |
| | | | | | | | | 6 | Н | L | Н | Н | L | Н | Н | L | Н | | _ | | | - | | | | |
| | | | | | | | | 5 | L | L | L | L | L | L | L | L | L | • | _ | • | - | | - | _ | _ | - |
| | | | | | | | CHARACTER #1 | 4 | Н | L | Н | Н | L | Н | Н | L | Н | | - | | | - | | | - | 믜 |
| | | | | | | ĺ | | 3 | L | L | L | L | L | L | L | L | L | • | _ | - | _ | - | - | | _ | - |
| | | | | | | | | 2 | H | L | Н | Н | 느 | Н | Н | L | H | | | | | _ | | | - | |
| | | | | | | ļ | | 1 | H | | H | Н | L. | Н | H | L. | H | | _ | | | | | | _ | |
| | | | | | | | <u> </u> | 0 | Н | Н | L | L | Н | Н | Н | L | Н | | | | | | | | _ | 믜 |
| L | L | L | L | L | L | Н | 1 | 17 | н | Н | Н | н | Н | Н | Н | н | Н | | | | | | | | | |
| | | | | | | | | 16 | Η | Η | Η | Η | Τ | Н | L | Н | L | | | | | | | | | |
| | | | | | | | | 15 | Н | Н | Η | Ι | Н | Н | L | L | Н | | | | | | | | | |
| | | | | | | - | and the second of the second | 14 | Н | Н | Н | Η | Н | Н | L | Н | L | | | | | | | | | |
| | | | | | | | CHARACTER #2 | 13 | Н | L | L | L | L | L | Н | Н | L | | | | | • | • | | | • |
| | | | | | | | | 12 | L | Η | Н | L | L | Н | Н | Н | L | • | | | - | | | | | • |
| | | | | | | | | 11 | L | Н | Η | L | Ŀ | Н | Н | Н | L | | | | _ | | | | | • |
| | | | | | | | | 10 | L | Н | Н | L | L | H | Н | L | Н | - | | | _ | _ | | | | |
| | , ₂ | <u> </u> | ء يا | = = | ۽ ا | ļ " | | 9 | H ≽ ≉ | L = = | L | H | H | L = | L | H | Н | | | • | | | | | | _ |
| н | Н | н | н | н | Н | Н | | 1151 | Н | н | Н | Н | Н | Н | Н | н | н | | | | | | | | | |
| | | | | | | | | 1150 | Н | L | Н | Н | Н | Н | Н | L | Н | | | | | | | | | |
| | | | | | | | | 1149 | Ι | Н | L | Н | Ι | Н | L | Н | Η | | | | | | | | | |
| | | | | | | | | 1148 | Н | Н | Н | L | Н | L | Н | Н | Н | | | | - | | | | | |
| | | | | | | | CHARACTER #128 | 1147 | L | L | L | L | L | L | L | L | L | • | • | | | | | - | | • |
| | | | | | | | | 1146 | Η | Н | Н | L | Н | L | Н | Н | Н | | | | | | | | | |
| | | | | | | | | 1145 | Н | Н | L | Н | Н | Н | L | Н | Н | | | | | | | | | |
| | | | | | 1 | | | 1144 | Н | L | Н | Н | Τ | Н | Н | L | Н | | • | | | | | | | |
| | | | | - 1 | | | | 1143 | I | Н | Н | Н | Τ | Η | Ι | Н | Н | | | | | | | | | |


Use of Custom Truth Table Form—5292/3, 6292/3


Truth table forms are available from Monolithic Memories upon request. For customers desiring to make their own forms an example is shown below coded to the 9 x 9 column scan example:

| WORD | | | | | Οl | JTPU | TS | | | |
|--------|-----|----|----|----|----|------|----|----|----|----|
| NUMBER | PIN | 18 | 17 | 16 | 15 | 14 | 13 | 11 | 10 | 9 |
| NOMBER | | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 |
| 0 | | Н | Н | ΓL | T | Н | H | H | L | H |
| 1. | | Н | L | Н | Н | L | Н | Н | L | Н |
| • | | • | • | • | • | • | • | • | • | • |
| • | | • | • | • | • | • | • | • | • | • |
| • | | • | • | • | • | • | • | • | • | |
| 1151 | | Н | Н | н | н | н | Н | Н | Н | Н |

NOTE:

A high voltage on the data out lines is signified by an "H". A low voltage on the data out lines is signified by an "L". The word number assumes positive logic on the address pin so for example word 511 = HHHHHHHHHH.





The PAL™ Concept

Monolithic Memories' family of PAL devices gives designers a powerful tool with unique capabilities for use in new and existing logic designs. The PAL saves time and money by solving many of the system partitioning and interface problems brought about by increases in semiconductor device technology.

Rapid advances in large scale integration technology have led to larger and larger standard logic functions; single I.C.s now perform functions that formerly required complete circuit cards. While LSI offers many advantages, advances have been made at the expense of device flexibility. Most LSI devices still require large numbers of SSI/MSI devices for interfacing with user systems. Designers are still forced to turn to random logic for many applications.

The designer is confronted with another problem when a low to medium complexity product is designed. Often the function is well defined and could derive significant benefits from fabrication as an integrated circuit. However, the design cycle for a custom circuit is long and the costs can be very high. This makes the risk significant enough to deter most users. The technology to support maximum flexibility combined with fast turn around on custom logic has simply not been available. Monolithic Memories offers the programmable solution.

The PAL family offers a fresh approach to using fuse programmable logic. PALs are a conceptually unified group of devices which combine programmable flexibility with high speed and an extensive selection of interface options. PALs can lower inventory, cut design cycles and provide high complexity with maximum flexibility. These features, combined with lower package count and high reliability, truly make the PAL a circuit designer's best friend.

6

The PAL—Teaching Old PROMs New Tricks



MMI developed the modern PROM and introduced many of the architectures and techniques now regarded as industry standards. As the world's largest PROM manufacturer, MMI has the proven technology and high volume production capability required to manufacture and support the PAL.

The PAL is an extension of the fusible link technology pioneered by Monolithic Memories for use in bi-polar PROMs. The fusible link PROM first gave the digital systems designer the power to "write on silicon." In a few seconds he was able to transform a blank PROM from a general purpose device into one containing a custom algorithm, microprogram, or Boolean transfer function. This opened up new horizons for the use of PROMs in computer control stores, character generators, data storage tables and many other applications. The wide acceptance of this technology is clearly demonstrated by today's multi-million dollar PROM market.

The key to the PROM's success is that it allows the designer to quickly and easily customize the chip to fit his unique requirements. The PAL extends this programmable flexibility by utilizing proven fusible link technology to implement logic functions. Using PALs the designer can quickly and effectively implement custom logic varying in complexity from random gates to complex arithmetic functions.

ANDs and ORs

The PAL implements the familiar sum of products logic by using a programmable AND array whose output terms feed a fixed OR

array. Since the sum of products form can express any Boolean transfer function, the PAL's uses are only limited by the number of terms available in the AND - OR arrays. PAL's come in different sizes to allow for effective logic optimization.

Figure 1 shows the basic PAL structure for a two input, one output logic segment. The general logic equation for this segment is

Output =
$$(I_1 + \overline{f_1})(\overline{I_1} + \overline{f_2})(I_2 + \overline{f_3})(\overline{I_2} + \overline{f_4}) + (I_1 + \overline{f_5})(\overline{I_1} + \overline{f_6})(I_2 + \overline{f_7})(\overline{I_2} + \overline{f_8})$$

where the "f" terms represent the state of the fusible links in the PAL's AND array. An unblown link represents a logic 1. Thus,

fuse blown,
$$f = 0$$

fuse intact. $f = 1$

An unprogrammed PAL has all fuses intact.




Figure 1

PAL Notation

Logic equations, while convenient for small functions, rapidly become cumbersome in large systems. To reduce possible confusion, complex logic networks are generally defined by logic diagrams and truth tables. Figure 2 shows the logic convention adopted to keep PAL logic easy to understand and use. In the figure, an "x" represents an intact fuse used to perform the logic AND function. (Note: the input terms on the common line with the x's are not connected together.) The logic symbology shown in Figure 2 has been informally adopted by integrated circuit manufacturers because it clearly establishes a one-to-one correspondence between the chip layout and the logic diagram. It also allows the logic diagram and truth table to be combined into a compact and easy to read form, thereby serving as a convenient shorthand for PALs. The two input - one output example from Figure 1 redrawn using the new logic convention is shown in Figure 3.




Figure 2





Figure 3

As a simple PAL example, consider the implementation of the transfer function:

Output =
$$|\overline{1}_{1}|_{2} + \overline{1}_{1}|_{2}$$

The normal combinatorial logic diagram for this function is shown in figure 4, with the PAL logic equivalent shown in figure 5.






Figure 5

Using this logic convention it is now possible to compare the PAL structure to the structure of the more familiar PROM and PLA. The basic logic structure of a PROM consists of a fixed AND array whose outputs feed a programmable OR array (figure 6). PROMs are low-cost, easy to program, and available in a variety of sizes and organizations. They are most commonly

used to store computer programs and data. In these applications the fixed input is a computer memory address; the output is the contents of that memory location.





Figure 6

The basic logic structure of the PLA consists of a programmable AND array whose outputs feed a programmable OR array (Figure 7). Since the designer has complete control over all inputs and outputs, the PLA provides the ultimate flexibility for implementing logic functions. They are used in a wide variety of applications. However, this generality makes PLA's expensive, quite formidable to understand, and are costly to program (they require special programmers).

The basic logic structure of the PAL, as mentioned earlier, consists of a programmable AND array whose outputs feed a fixed OR array (Figure 8). The PAL combines much of the flexibility of the PLA with the low cost and easy programmability of the PROM. Table 1 summarizes the characteristics of the PROM, PLA, and PAL logic families.



| | AND | OR | OUTPUT OPTIONS |
|------|-------|-------|-------------------------------|
| PROM | Fixed | Prog | TS, OC |
| FPLA | Prog | Prog | TS, OC, Fusible Polarity |
| FPGA | Prog | None | TS, OC, Fusible Polarity |
| FPLS | Prog | Prog | TS, Registered Feedback, I/O |
| PAL | Prog | Fixed | TS, Registered, Feedback, I/O |

Table 1

PAL Input/Output/Function Chart

| PART NUMBER | INPUT | OUTPUT | PROGRAMMABLE I/O'S | FEEDBACK REGISTER | OUTPUT POLARITY | FUNCTIONS | T _{PD} ns, TYP | I _{OL} mA | I _{CC} mA, TYP |
|----------------|-----------------|--------|-----------------------|----------------------|--------------------|---------------------------------|-------------------------------|-----------------------|-------------------------------|
| PAL10H8 | 10 | 8 | | | AND-OR | AND-OR Gate Array | 25 | 8 | 55 |
| PAL12H6 | 12 | 6 | | | AND-OR | AND-OR Gate Array | 25 | 8 | 55 |
| PAL14H4 | 14 | 4 | | | AND-OR | AND-OR Gate Array | 25 | 8 | 55 |
| PAL16H2 | 16 | 2 | | | AND-OR | AND-OR Gate Array | 25 | 8 | 55 |
| PAL16C1 | 16 | 2 | | | вотн | AND-OR Gate Array | 25 | 8 | 55 |
| PAL20C1 | 20 | 2 | | Array Visit | вотн | AND-OR Gate Array | 25 | . 8 | 60 |
| PAL10L8 | 10 | 8 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 55 |
| PAL12L6 | 12 | 6 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 55 |
| PAL14L4 | 14 | 4 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 55 |
| PAL16L2 | 16 | 2 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 55 |
| PAL12L10 | 12 | 10 | y 1 (y - 6 | 1987 | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 60 |
| PAL14L8 | 14 | 8 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 60 |
| PAL16L6 | 16 | 6 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 60 |
| PAL18L4 | 18 | 4 | | | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 60 |
| PAL20L2 | 20 | 2 | | 2 4 5 S | AND-NOR | AND-OR Invert Gate Array | 25 | 8 | 60 |
| PAL16L8 | 10 | 2 | 6 | | AND-NOR | AND-OR Invert Gate Array | 25 | 24 | 120 |
| PAL20L10 | 12 | , 2 | 8 | | AND-NOR | AND-OR Invert Gate Array | 35 | 24 | 90 |
| PAL16R8 | 8 | 8 | | 8 | AND-NOR | AND-OR Invert Array w/Reg's | 25 | 24 | 120 |
| PAL16R6 | 8 | 6 | 2 | 6 | AND-NOR | AND-OR Invert Array w/Reg's | 25 | 24 | 120 |
| PAL16R4 | 8 | 4 | 4 | 4 | AND-NOR | AND-OR Invert Array w/Reg's | 25 | 24 | 120 |
| PAL20X10 | 10 | 10 | ta di kacamatan | 10 | AND-NOR | AND-OR-XOR Invert w/Reg's | 35 | 24 | 120 |
| PAL20X8 | [^] 10 | 8 | 2 | 8 | AND-NOR | AND-OR-XOR Invert w/Reg's | 35 | 24 | 120 |
| PAL20X4 | 10 | 4 | 6 | 4 | AND-NOR | AND-OR-XOR Invert w/Reg's | 35 | 24 | 120 |
| PAL16X4 | 8 | 4 | 4 | 4 ' | AND-NOR | AND-OR-XOR Invert w/Reg's | 25 | 24 | 160 |
| PAL16A4 | 8 | 4 | 4 | 4 | AND-NOR | AND-CARRY-OR-XOR Invert w/Reg's | 25 | 24 | 170 |

¹Simultaneous AND-OR and AND-NOR outputs

PALs For Every Task

The members of the PAL family and their characteristics are summarized in Table 2. They are designed to cover the spectrum of logic functions at reduced cost and lower package count. This allows the designer to select the PAL that best fits his application. PALs come in the following basic configurations:

Table 2


Gate Arrays

PAL gate arrays are available in sizes from 12x10 (12 input terms, 10 output terms) to 20x2, with both active high and active low output configurations available. This wide variety of input/output formats allows the PAL to replace many different sized blocks of combinatorial logic with single packages.

Programmable I/O

A feature of the high-end members of the PAL family is programmable input/output. This allows the product terms to directly control the outputs of the PAL (Figure 9). One product term is used to enable the three-state buffer, which in turn gates the summation term to the output pin. The output is also fed

back into the PAL array as an input. Thus the PAL drives the I/O pin when the three-state gate is enabled; the I/O pin is an input to the PAL array when the three-state gate is disabled. This feature can be used to allocate available pins for I/O functions or to provide bi-directional output pins for operations such as shifting and rotating serial data.




6

Registered Outputs with Feedback

Another feature of the high end members of the PAL family is registered data outputs with register feedback. Each product term is stored into a D-type output flip-flop on the rising edge of the system clock (Figure 10). The Q output of the flip-flop can then be gated to the output pin by enabling the active low three-state buffer.

In addition to being available for transmission, the Q output is fed back into the PAL array as an input term. This feedback allows the PAL to "remember" the previous state, and it can alter its function based upon that state. This allows the designer to configure the PAL as a state sequencer which can be programmed to execute such elementary functions as count up, count down, skip, shift, and branch. These functions can be executed by the registered PAL at rates of up to 20 MHz.



XOR PALs

These PALs feature an exclusive OR function. The sum of products is segmented into two sums which are then exclusive ORed (XOR) at the input of the D-type flip-flop. All of the

features of the Registered PALs are included in the XOR PALs. The XOR function provides an easy implementation of the HOLD operation used in counters.



Figure 11

Arithmetic Gated Feedback

The arithmetic functions add, subtract, greater than, and less than are implemented by addition of gated feedback to the features of the XOR PALs. The XOR at the input of the D-type flip-flop allows carrys from previous operations to be XORed with two variable sums generated by the PAL array. The flip-flop

Q output is fed back to be gated with input terms I. This gated feedback provides any one of the 16 possible Boolean combinations which are mapped in the Karnaugh map (figure 14). Figure 13 shows how the PAL array can be programmed to perform these 16 operations. These features provide for versatile operations on two variables and facilitate the parallel generation of carrys necessary for fast arithmetic operations.




Figure 12




Figure 14

Figure 13

It should now be clear that the PAL family can replace most Small-Scale Integrated Logic (SSI) logic in use today, thereby lowering product cost and giving the designer even greater flexibility in implementing logic functions.

PAL Programming

PALs can be programmed in most standard PROM programmers with the addition of a PAL personality card. The PAL appears to the programmer as a PROM. During programming half of the PAL outputs are selected for programming while the other outputs and the inputs are used for addressing. The outputs are then switched to program the other locations. Verification uses the same procedure with the programming lines held in a low state.

PAL Technology

PALs are manufactured using the proven TTL Schottky bipolar Ti-W fuse process used to make fusible-link PROMs. An NPN emitter follower array forms the programmable AND array. PNP inputs provide high-impedance inputs (0.25 mA max) to the array. All outputs are standard TTL drivers with internal active pull-up transistors. Typical PAL propagation delay time is 25 ns, and all PALs are packaged in space saving 20-pin and 24-pin SKINNYDIP™.

PAL Data Security

The circuitry used for programming and logic verification can be used at any time to determine the logic pattern stored in the PAL array. For security, the PAL has a "last fuse" which can be blown to disable the verification logic. This provides a significant deterrent to potential copiers, and it can be used to effectively protect proprietary designs.

Programmable Array Logic Family

PALLINGTHANTING

PAL® Series 20

U.S. Patent 4124899

March 1981

Features/Benefits

- Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- · Reduces chip count by 4 to 1.
- Expedites and simplifies prototyping and board layout.
- Saves space with 20-pin SKINNY DIP® packages.
- High speed: 25ns typical propagation delay.
- Programmed on standard PROM programmers.
- · Programmable three-state outputs.
- Special feature reduces possibility of copying by competitors.

Description

The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array). In addition the PAL provides these options:

- · Variable input/output pin ratio
- · Programmable three-state outputs
- · Registers with feedback
- · Arithmetic capability

PAL® is a registered trademark of Monolithic Memories


| PART NUMBER | PKG | DESCRIPTION |
|-------------|-------|--|
| PAL10H8 | N,J,F | Octal 10 Input And-Or Gate Array |
| PAL12H6 | N,J,F | Hex 12 Input And-Or Gate Array |
| PAL14H4 | N,J,F | Quad 14Input And-Or Gate Array |
| PAL16H2 | N,J,F | Dual 16 Input And-Or Gate Array |
| PAL16C1 | N,J,F | 16 Input And-Or/And-Or-Invert Gate Array |
| PAL10L8 | N,J,F | Octal 10 Input And-Or-Invert Gate Array |
| PAL12L6 | N,J,F | Hex 12 Input And-Or-Invert Gate Array |
| PAL14L4 | N,J,F | Quad 14Input And-Or-Invert Gate Array |
| PAL16L2 | N,J,F | Dual 16 Input And-Or-Invert Gate Array |
| PAL16L8 | N,J,F | Octal 16 Input And-Or-Invert Gate Array |
| PAL16R8 | N,J,F | Octal 16 Input Registered And-Or Gate Array |
| PAL16R6 | N,J,F | Hex 16 Input Registered And-Or Gate Array |
| PAL16R4 | N,J,F | Quad 16Input Registered And-Or Gate Array |
| PAL16X4 | N,J | Quad 16 Input Registered And-Or-Xor Gate Array |
| PAL16A4 | N,J | Quad 16 Input Registered And-Carry-Or-Xor Gate |

referit de restaurit una alcuar arriva di trans rediciri que de deles


Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low to high transition of the clock. PAL Logic Diagrams are shown with all fuses blown, enabling the designer use of the diagrams as coding sheets.

The entire PAL family is programmed on inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

Ordering Information



Monolithic MMI Memories



Absolute Maximum Ratings Operating Supply Voltage, V_{CC} .7 Input Voltage 5.5V Off-state output Voltage 5.5V Storage temperature -65° to +150°C

Operating Conditions

| SYMBOL | PARA | METER | | N MIN | ILITAF TYP | RY MAX | CO MIN | MMER(| CIAL Max | UNIT |
|-----------------|--------------------------------|-------|---|----------|---------------|-----------|-----------|-------|-------------|------|
| v _{cc} | Supply voltage | | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| 1.0 | Width of clock | Low | | 25 | 10 | Y A A | 25 | 10 | | 1 |
| t _w | vviduri of clock | High | | 25 | 10 | | 25 | 10 | | ns |
| | Set up time from | 16R8 | 16R6 16R4 | 45 | 25 | | 35 | 25 | | |
| ^t su | input or feedback | 16X4 | 16A4 | 55 | 30 | | 45 | 30 | | ns |
| t _h | Hold time | | | 0 | -15 | | 0 | - 15 | | ns |
| TA | Operating free-air temperature | | 3 () () () () () () () () () (| -55 | | | 0 | 5 | 75 | °C |
| TC | Operating case temperature | | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDIT | IONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------------|---|--|--|--|-------|-------|------|
| V _{IL} * | Low-level input voltage | | | | | 4 | 0.8 | V |
| V _{IH} * | High-level input voltage | | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I ₁ = -18 | 3mA | | -70.8 | -1.5 | ٧ |
| IIL | Low-level input current † | V _{CC} = MAX | V _I = 0.4 | V | and the second s | -0.02 | -0.25 | mA |
| ΊН | High-level input current † | V _{CC} = MAX | V _I = 2.4 | V | | | 25 | μА |
| l _l | Maximum input current | V _{CC} = MAX | V _I = 5.5 | v | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V | 10H8, 12H6, 14H4 16H2, 16C1, 10L8 12L6, 14L4, 16L2 | MIL OL = 8mA | | 0.3 | 0.5 | v |
| | | V _{IH} = 2V | 16L8 16R8 16R6 16R4 16X4 16A4 | MIL I _{OL} = 12mA COM I _{OL} = 24mA | | | | |
| Vон | High-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | MIL | I _{OH} = -2mA | 2.4 | 2.8 | | v |
| On | | V _{IH} = 2V | сом | I _{OH} = -3.2mA | | | | • |
| lozL | Off-state output current † | V _{CC} = MAX V _{IL} = 0.8V | 16L8 16R8 16R6 16R4 | V _O = 0.4V | | | -100 | μΑ |
| lozh | | V _{IH} = 2V | 16X4 16A4 | V _O = 2.4V | | | 100 | μΑ |
| los | Output short-circuit current ** | V _{CC} = 5V | | v _O = 0V | -30 | -70 | -130 | mA |
| | | | 10H8, 12H6, 14H 10L8, 12L6, 14L | 병하는 경우를 되지 않는 글리고 모르고 | | 55 | 90 | |
| Icc | Supply current | V _{CC} = MAX | 16R4, 16R6, 16 | R8, 16L8 | | 120 | 180 | mA |
| | | | 16X4 | | ř. | 160 | 225 | |
| | | 14.32 | 16A4 | | | 170 | 240 | |

[†] I/O pin leakage is the worst case of I_{OZX} or I_{IX} e.g., I_{IL} and I_{OZH}.

^{††} All typical values are at V_{CC} = 5V, T_A = 25°C.

^{*} These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or tester noise.

Do not attempt to test these values without suitable equipment.

^{**} Only one output shorted at a time.

Programming

PAL fuses are programmed using a low-voltage linear-select procedure which is common to all 15 PAL types. The array is divided into two groups, products 0 thru 31 and products 32 thru 63, for which pin identifications are shown in Pin Configurations below. To program a particular fuse, both an input line and a product line are selected according to the following procedure:

Step 1 Raise Output Disable, OD, to VIHH

Step 2 Select an input line by specifying I₀, I₁, I₂, I₃, I₄, I₅, I₆, I₇ and L/R as shown in Table 1.

Step 3 Select a product line by specifying A₀, A₁ and A₂ one-ofeight select as shown in Table 2.

Step 4 Raise V_{CC} (pin 20) to V_{IHH}

Step 5 Program the fuse by pulsing the output pins, O, of the selected product group to V_{IHH} as shown in Programming Waveform.

Step 6 Lower V_{CC} (pin 20) to 6.0 V

Step 7 Pulse the CLOCK pin and verify the output pin, O, to be Low for active Low PAL types or High for active High PAL types.

Step 8 Lower V_{CC} (pin 20) to 4.5 V and repeat step 7.

Step 9 Should the output not verify, repeat steps 1 thru 8 up to five (5) times.

This procedure is repeated for all fuses to be blown (see Programming Waveforms).

To prevent further verification, two last fuses may be blown by raising pin 1 and pin 11 to $\rm V_{P}$. $\rm V_{CC}$ is not required during this operation.

Voltage Legend

L = Low-level input voltage, V_{IL} H = High-level input voltage, V_{IH} HH = High-level program voltage, V_{IHH} Z = High impedance (e.g., 10kΩ to 5.0V)

| INPUT | F4. | | PIN IDENTIFICATION | | | | | | |
|----------------|-----|----|--------------------|----|-----|-----|-----|----|-----|
| LINE NUMBER | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | L/R |
| 0 | нн | НН | НН | ĤН | НН | нн | НН | L | Z |
| . 1 | нн | нн | нн | нн | HH. | НН | нн | Н | z |
| 2 | НН | нн | НН | нн | НН | НН | НН | L | НН |
| 3 | НН | НН | НН | НН | НН | HH. | HH | Н | нн |
| 4 | НН | НН | НН | нн | HH | НН | * L | HH | Z |
| 5 | HH | нн | HH | нн | HH | НН | Н | НН | Z |
| 6 | HH | НН | НН | НН | HH | HH | L | ΉΗ | HH |
| 7 | НН | НН | HH | нн | HH | нн | Н | нн | HH. |
| 8 | НН | HH | HH | HH | HH | L | НН | HH | Z |
| 9 | HH | HĤ | НН | HH | HH | Н | НН | HH | Z |
| 10 | НН | нн | НН | нн | НН | L | НН | НН | НН |
| - 11 | НН | нн | нн | НН | НН | H | НН | HH | HH |
| 12 | НН | нн | HH | HH | L | HH | HH | HH | Z |
| 13 | HH | HH | НН | HH | Н | НН | НН | НН | Z |
| 14 | НН | НН | НН | НН | L | HH | НН | НН | HH |
| 15 | НН | НН | НН | НН | . Н | НН | НН | НН | HH |
| 16 | НН | НН | НН | L | НН | нн | НН | НН | Z |
| 17 | нн | нн | НН | Н | НН | HH. | НН | нн | Z |
| 18 | нн | нн | НН | L | НН | нн | НН | НН | НН |
| 19 | НН | НН | нн | н | НН | НН | НН | НН | HH |
| 20 | нн | HH | L | нн | нн | нн | НН | НН | Z |
| 21 | нн | нн | Н | НН | нн | нн | НН | НН | Z |
| 22 | нн | нн | L | нн | НН | нн | НН | НН | НН |
| 23 | НН | нн | Н | нн | НН | нн | НН | нн | HH |
| 24 | нн | L | НН | нн | нн | нн | НН | нн | Z |
| 25 | нн | Н | НН | НН | НН | нн | НН | нн | Z |
| 26 | нн | L | НН | НН | нн | нн | НН | нн | нн |
| 27 | нн | Н | НН | нн | НН | HH | НН | нн | НН |
| 28 | L | НН | НН | нн | НН | нн | НН | нн | Z |
| 29 | ĺн | нн | НН | НН | НН | нн | нн | нн | Z |
| 30 | L | НН | НН | нн | НН | нн | нн | нн | НН |
| 31 | н | НН | НН | НН | НН | нн | НН | нн | нн |

| Table 1 I | nput L | ine Select |
|-----------|--------|------------|
|-----------|--------|------------|

| PRODUCT | | | PIN IDI | ENTIFI | CATIO | N | |
|----------------|---------------------------------------|---|---|---------------------------------------|------------------------|----------------|----------------|
| LINE NUMBER | 03 | 02 | 01 | 00 | A ₂ | A ₁ | A ₀ |
| 0, 32 | Z | Z | z | нн | Z | Z | Z |
| 1, 33 | Z Z | Z | z | НН | Z | Z | HH |
| 2, 34 | Z | Z | Z | HH | Z | HH | *Z |
| 3, 35 | Z | Z | Z | НН | Z | HH | НН |
| 4, 36 | Z | Z | Z Z Z Z Z | HH | HH | Z Z | Z |
| 5, 37 | Z | Z | Z | HH | HH | Z | HH |
| 6, 38 | Z | Z | Z | HH | HH | HH | Z |
| 7, 39 | Z | Z | Z | НН | HH | HH | HH Z |
| 8, 40 | Z | Z | нн | Z | Z | Z | Z |
| 9, 41 | Ζ | Z | HH | Z | Z | Z Z | HH |
| 10, 42 | Z | Z | HH | Z | Z Z Z Z | HH | Z |
| 11, 43 | Z | Z | HH | Z | Z | HH | HH Z |
| 12, 44 | Z | Z | HH | Z | НН | Z | Z |
| 13, 45 | Z | Z | НН | Z | HH | Z Z | HH |
| 14, 46 | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | HH | Z | HH | HH | Z |
| 15, 47 | Z | | НН | Z | HH | НН | нΉ |
| 16, 48 | Z | HH | Z Z | Z | Z Z Z Z HH | Z Z | |
| 17, 49 | Z | HH | - Z | Z | Z | Z | НН |
| 18, 50 | Z | HH | Z | Z | Z | HH | Z |
| 19, 51 | Z | НН | Z | Z | Z | HH | НН |
| 20, 52 | Z | HH | Z | Z | | Z Z | Z |
| 21, 53 | Z | HH | Z | Z | HH | Z | HH |
| 22, 54 | Z | HH | Z | Z | НН | HH | Z |
| 23, 55 | Ζ | НН | Z | Z | HH | HH | НН |
| 24, 56 | HH | Z | Z | Z | Z | Z | Z |
| 25, 57 | нн | Z | Z | Z | Z Z Z | Z | HH |
| 26, 58 | НН | Z | Z | Z | Z | НН | Z |
| 27, 59 | HH | Z | Z | Z | Z | HH | HH |
| 28, 60 | HH | Z | Z | Z | HH | Z | Z |
| 29, 61 | НН | Z | Z | Z | HH | Z | НН |
| 30, 62 | HH | Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | HH | HH | Z |
| 31, 63 | НН | Z | Z | Z | HH | HH | HH |


Table 2 Product Line Select

Switching Characteristics


Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | M MIN | ILITAF TYP | MAX | COI MIN | MMER(| | UNIT |
|-------------------|--|---|--------------------------------------|----------|---------------|----------|------------|----------|-----------|------|
| t _{PD} | Input to output | 10H8 12H6 14H4 16H2 10L8 12L6 14L4 16L2 | $R_1 = 560\Omega$ $R_2 = 1.1k\Omega$ | | 25 | 45 | | 25 | 35 | ns |
| | | 16C1 | | | 25 | 45 | | 25 | 40 | |
| t _{PD} - | Input or feed- 16R6 16R4 16L8 back to output 16X4 16A4 | | | | 25 30 | 45 45 | 1.03,80 | 25 30 | 35° 40 | ns |
| tCLK | Clock to output or feedback | | | | 15 | 25 | | 15 | 25 | ns |
| tPZY | Pin 11 to output enable | | B 0000 | | 15 | 25 | | 15 | 25 | ns |
| tPXZ | Pin 11 to ou | tput disable | $R_1 = 200\Omega$ | | 15 | 25 | | 15 | 25 | ns |
| ^t PZ X | Input to output enable | 16R6 16R4 16L8 16X4 16X4 | R ₂ = 390Ω | | 25 30 | 45 45 | 3 44. 3 | 25 30 | 35 40 | ns |
| t _{PXZ} | Input to | 16R6 16R4 16L8 | | | 25 | 45 | | 25 | 35 | |
| PXZ | output disable | 16X4 16A4 | | | 30 | 45 | | 30 | 40 | ns |
| fMAX | Maximum frequency | 16R8 16R6 16R4 16X4 16A4 | | 14 12 | 25 22 | | 16 14 | 25 22 | | MHz |

Test Load



Schematic of Inputs and Outputs



Available Programmers

| MANUFACTURER | PERSONALITY CARD SET | SOCKET ADAPTER CONFIGURATION |
|----------------------|-------------------------|--|
| Data I/O Corporation | 909-1427 | 715 1428-1 715 1428-2 715 1428-3 |
| Pro-Log Corporation | PM9068 | |
| Stag Systems | PM202 | AM10H8 AM10L8 AM12H6 AM12L6 AM14H4 AM14L4 AM16H2 AM16L2 AM16C1 |
| Structured Design | SD20/24 | |

Pin Configurations

| PRO | ODUC | TS 0 THRU | 31 |
|-----|------|----------------|----|
| | OD | vcc | 20 |
| 2 | io | 00 | 19 |
| 3 | 4 | O ₁ | 18 |
| 4 | 12 | 02 | 17 |
| 5 | 13 | 03 | 16 |
| 6 | 14 | A ₀ | 15 |
| 7 | 15 | A ₁ | 14 |
| 8 | 16 | A ₂ | 13 |
| 9 | 17 | L/R | 12 |
| 10 | GND | CLOCK | 11 |


PRODUCTS 32 THRU 63

| | | | _ |
|----|----------------|----------------|----|
| | CLOCK | vcc | 20 |
| 2 | 10 | LR | 19 |
| 3 | l ₁ | A ₀ | 18 |
| 4 | 12 | A ₁ | 17 |
| 5 | 13 | A ₂ | 16 |
| 6 | 14 | 00 | 15 |
| 7 | 15 | 01 | 14 |
| 8 | 16 | 02 | 13 |
| 9 | 17 | 03 | 12 |
| 10 | GND | OD | 11 |

Programming Parameters T_A = 25°C


| SYMBOL | PAR | MIN | LIMITS TYP | MAX | UNIT | |
|------------------|------------------------------|----------------------|---------------|------|------|------|
| V _{IHH} | Program-level input voltage | | 11 | 11.5 | 12 | V |
| | | Output Program Pulse | | | 50 | |
| Чнн 📗 | Program-level input current | OD, L/R | | | 25 | mA |
| 1.1 | | All Other Inputs | - N. C. | | 5 | |
| ^I ССН | Program Supply Current | | | | 400 | mA |
| T _P | Program Pulse Width | | 10 | | 50 | μS |
| t _D | Delay time | | 100 | | | ns |
| t _{DV} | Delay Time to Verify | | 100 | | | μS |
| | Program Pulse duty cycle | | | | 25 | % |
| V _P | Verify-Protect-input voltage | | 20 | 21 | 22 | V |
| Ip · | Verify-Protect-input current | | | | 400 | mA |
| Трр | Verify-Protect Pulse Width | | 20 | | 50 | msec |

Programming Waveforms






Logic Diagram PAL10H8




그 맞이 그리를 가능한 속을 다른 그리는 없다.


Logic Diagram PAL12H6




John Andrewski and Angeles
Logic Diagram PAL14H4




Logic Diagram PAL16H2



Logic Diagram PAL16C1




INPUTS (0-31)




PRODUCT TERMS (0-63)


Logic Diagram PAL12L6




Logic Diagram PAL14L4



Logic Diagram PAL16L2




Logic Diagram PAL16L8




PRODUCT TERMS (0-63)


Logic Diagram PAL16R8





Logic Diagram PAL16R6



Logic Diagram PAL16R4







FUNCTION TABLE

| | PIN | A | 20 M T (4.0) | | | PII | N B | i (, 2) | | | 7 | PIN C | | | | P | IN D | | | PIN E |
|---|--------------|----------------|--------------|---|---|-------------|----------------|--|----------------|----------------|---------|---------|--|--------------|---------------|--|-------------|----------|-----------------|--|
| | PIN | F | | | <u></u> | PII | V G | _ | | | F | IN H | | | · | P | IN I | <u> </u> | | PIN J |
| | PIN | Κ., | | | - <u>-</u> | PII | V L | <u>. </u> | | | P | IN M | | | | P | IN N | | | PIN C |
| , | PIN | P | - | | - | PIN | V Q | | | 14. 1 13. 1 | F | IN R | <u>- </u> | | | | | | | |
| И | MEN | IT . | | | | a e | | | | | | | | | | | | | | |
| | | - C | D | | | G | \overline{H} | $\overline{\tau}$ | \overline{J} | | <u></u> | <u></u> | - <u>- </u> | - | | _ | R | | C | OMMENT |
| _ | | | | | - | | | <u></u> | | | | | | | \- <u>-</u> - | | | | Andrews Comment | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | 9435. 20 | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | . | | | | | | | | | | | | |
| | | | | - | | - | = | | | _ | | | | | | | | - | | |
| | _ | - | _ | | | 14 | | - | , | | | | - | | | - | | | | |
| | - | _ | | - | - | - | - | | | | | - | + | - | - | | - | <u>-</u> | | <u> </u> |
| | | | - | | | | | - | | | _ | - | _ | _ | _ | - | | - | | |
| | | - | | _ | - | _ | 1 | | _ | | | | | | | | | | | |
| | | <u>-</u> | | | | | | | - | | - | | | | | | | | | 4 |
| | | | | | | | | | | | | | - | | | | | | | |
| | | | } | - | | | | | | | | | | | | | | _ | | |
| | | 1 | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | 77.4 | | | | | | - | | _ | | = | | | • | | |
| | | | | - | | | | | - | | _ | - | | | $\overline{}$ | | - | | | |
| | | | | | | | | - | | | _ | _ | _ | <u>.</u> | = | - | - | • | | ************************************** |
| | - | | | | | | - | _ | _ | _ | - | | - | | _ | | | - | | |
| | <u></u> | | | | | | _ | | _ | | | _ | _ | | | = | | - | | |
| | + | - | | | - | | | <u> </u> | _ | _ | | - | | | | _ | | - | | |
| | | | | | | <u></u> | | | | | _ | | <u> </u> | | | <u>. </u> | | | | |
| | | | | | | 2. | | | | | | | | | | i legan | | | | |
| | | | | | | | Transport | * | | | | | | | | | | | | |

6-32

| PAL | | | PAL DESIGN SPE | CIFICATION |
|---|--|----------------------|---|---------------|
| PART NUMBER | | | | / / |
| USER'S PART NUMBER | | REV | NAME | DATE |
| TITLE TITLE | | | | |
| COMPANY, CITY, STATE | | | | |
| PIN 1 | PIN 2 | PIN 3 | PIN 4 | PIN 5 |
| | | | The Mark of Mark 1 | GND |
| PIN 6 | PIN 7 | PIN 8 | PIN 9 | PIN 10 |
| PIN 11 | PIN 12 | PIN 13 | PIN 14 | PIN 15 |
| PIN 16 | PIN 17 | PIN 18 | PIN 19 | VCC PIN 20 |
| | | | | |
| | | | 그녀 경우 대통령 최근 최근 최근 등급 기 기 기 대한 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 기 | |
| EQUATIONS | | | | |
| | | | | |
| | <u> 1800 - Brance Maria, 1992 - S</u> 1901 - Millian Halley, 1904 - S | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| 19 - 19 - 19 - 19 - 19 - 19 - 19 - 19 - | | | | |
| | | | | |
| | | | | |
| | 교통 등의 등의 기계 (1995년) 교통하다 | | (1) 12 (| |
| | | | | |
| | 1985 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 1985 - 1986 - 1986 - 1986 - 1986 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 - 1980 | | | |
| | 1 | | | |
| | | | | |
| Description | | | | |
| | | | | |
| | | | | |
| | | | | |
| | EQUAL BEPLACED BY | + OR :+:) * AND :*:) | KOR / COMPL | |

F 110

Programmable Array Logic Family PAL® Series 24

U.S. Patent 4124899

Features/Benefits

- Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- Reduces chip count by 5 to 1.
- · Expedites and simplifies prototyping and board layout.
- Saves space with 24-pin SKINNYDIP™ packages.
- Programmed on standard PROM programmers.
- Programmable three-state outputs.
- · Special feature reduces possibility of copying by competitors.

Description

The PAL Series 24 family complements the PAL Series 20 family by providing two additional inputs and two additional outputs, allowing more complex functions in a single package. This new family is made feasible by the Monolithic Memories new and revolutionary 24-pin SKINNYDIPT.

In addition to providing more logic function per chip, 24 pins allows for many natural functions which were previously unavailable in skinny 300 mil-wide packages. Examples include:

- 8-bit parallel-in parallel-out counters
- · 8-bit parallel-in parallel-out shift registers
- 16-Line-to-1-Line Multiplexors
- Dual 8-Line-to-1-Line Multiplexors
- Quad 4-Line-to-1-Line Multiplexors

These natural functions provide twice the density of traditional 16-pin packages.

The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array). In addition the PAL provides these options:

- · Variable input/output pin ratio
- · Programmable three-state outputs
- · Registers with feedback

| PART NUMBER | PKG | DESCRIPTION |
|----------------|-----|---|
| PAL12L10 | J,N | Deca 12 Input And-Or-Invert Gate Array |
| PAL14L8 | J,N | Octal 14Input And-Or-Invert Gate Array |
| PAL16L6 | J,N | Hex 16 Input And-Or-Invert Gate Array |
| PAL18L4 | J,N | Quad 18Input And-Or-Invert Gate Array |
| PAL20L2 | J,N | Dual 20Input And-Or-Invert Gate Array |
| PAL20C1 | J,N | 20 Input And-Or/And-Or Invert Gate Array |
| PAL20L10 | J,N | Deca 20 Input And-Or-Invert Gate Array |
| PAL20X10 | J,N | Deca 20 Input Registered And-Or-Xor Gate Array |
| PAL20X8 | J,N | Octal 20 Input Registered And-Or-Xor Gate Array |
| PAL20X4 | J,N | Quad 20 Input Registered And-Or-Xor Gate Array |
| | | |


Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low to high transition of the clock. PAL Logic Diagrams are shown with all fuses blown, enabling the designer use of the diagrams as coding sheets.

To design a PAL, the user writes the logic equations using PAL DESIGN SPECIFICATION standard format (F108). This specification may be submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, eg P0123. Monolithic Memories accepts the PAL DESIGN SPECIFICATION in one of the three forms:

- 1. Computer generated listings
- 2. Typed or hand-written forms F107 and F108.
- Direct on line data transmission to Monolithic Memories Timeshare computer system via telephone (local telephone network to major U.S. cities, London and Paris) or TWX online Boston TWX No.).


The entire PAL family is programmed on inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

Ordering Information



SKINNYDIP is a registered trademark of Monolithic Memories





Absolute Maximum Ratings Operating Programming Supply Voltage, VCC 7 12V Input Voltage 5.5V 12V* Off-state output Voltage 5.5V 12V Storage temperature -65° to +150° C

Operating Conditions

| SYMBOL | | PA | RAMETER | | MIN | VILITAF TYP | RY MAX | COM | MERO TYP | CIAL Max | UNIT |
|-----------------|-----------------------|------------|------------------------|-------------------------------|-----|----------------|-----------|------|-------------|-------------|-------|
| vcc | Supply voltage | | | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| | MC-Mb | ## F 7 | Low | | 40 | 20 | | 35 | 20 | | ns |
| t _w | Width of clock | A.V | High | | 30 | 10 | | 25 | 10 | | 1 IIS |
| t _{su} | Set up time | | | | 60 | 38 | | 50 | 38 | | ns |
| t _h | Hold time | 100 | aliman i aika a | | 0 | -15 | - | 0 | -15 | |] |
| TA | Operating free air to | emperature | de Ajronou e a de en e | and the state of the state of | -55 | | 7 | 0 | es liverin | 75 | °C |
| тс | Operating case ter | nperature | | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIO | NS | MIN T | YP†† | MAX | UNIT |
|--------------------|----------------------------------|---|---|--|---------|------------------|----------|------|
| V _{IL} | Low-level input voltage | Tan Turk Parata | | | | | 0.8 | V |
| VIH | High-level input voltage | | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18m | A | | -0.8 | -1.5 | V |
| կլ | Low-level input current † | V _{CC} = MAX | V _I = 0.4V | | _ | 0.02 | -0.25 | mA |
| ΉΗ | High-level input current † | V _{CC} = MAX | V ₁ = 2.4V | | | | 25 | μΑ |
| l _l | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN | 12L10, 14L8, 16L6 18L4, 20L2, 20C1 | I _{OL} = 8mA | | | 0.5 | v |
| ·OL | | V _{IL} = 0.8V V _{IH} = 2V | 20L10, 20X10 20X8, 20X4 | MIL I _{OL} = 12mA COM I _{OL} = 24mA | | 0.3 | 0.5 | " |
| 5. \$.5.5. | | V _{CC} = MIN | I _{OH} = -2mA | MIL | | Ġ. | . 17 (4) | |
| VOH | High-level output voltage | V _{IL} = 0.8V | - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 | | 2.4 2.8 | | | V |
| | | V _{IH} = 2V | I _{OH} = -3.2m | | | | | |
| lozL | Off-state output current † | V _{CC} = MAX V _{IL} = 0.8V | V _O = 0.4V | | | - 1 1. - 1 1. | -100 | μΑ |
| lоzн | On-state output current | V _{IH} = 2V | V _O = 2.4V | | | | 100 | μА |
| los | Output short-circuit current * * | V _{CC} = 5V | V _O = ∞0V | | -30 | -70 | -130 | mA |
| lcc | | V - 844V | 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 | | | 60 | 100 | |
| | | V _{CC} = MAX | 20X4, 20X8, 20X10 | | | 120 | 180 | mA |
| | 1. | | 20L10 | | 90 | 165 | 3.7 | |

 $[\]dagger$ I/O pin leakage is the worst case of I_{OZX} or I_{IX} e.g. I_{IX} and I_{OZH}

 $[\]uparrow \uparrow$ All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{*} Pins 1 and 13 may be raised to 22V max.


^{**} Only one output shorted at a time.

Switching Characteristics


Over Operating Conditions

| SYMBOL | PARAN | METER | TEST CONDITIONS | MILITARY MIN TYP MAX | | | COMMERCIAL MIN TYP MAX | | | UNIT |
|------------------|-------------------------|---|--------------------------------------|---|----|----|---------------------------|----|----|------|
| t _{PD} | Input to output | 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 | $R_1 = 560\Omega$ $R_2 = 1.1k\Omega$ | | 25 | 45 | | 25 | 40 | ns |
| t _{PD} | Input or feedba | ack to output | | | 35 | 60 | 5.00 | 35 | 50 | ns |
| t _{CLK} | Clock to output | t or feedback | 20L10, 20X10 | | 20 | 35 | | 20 | 30 | ns |
| t _{PZX} | Pin 13 to outp | ut enable | 20X8, 20X4 | 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 20 | 45 | da e s | 20 | 35 | ns |
| t _{PXZ} | Pin 13 to outp | ut disable | $R_1 = 200\Omega$ | | 20 | 45 | | 20 | 35 | ns |
| t _{PZX} | Input to output | t enable | $R_2 = 390\Omega$ | | 35 | 55 | | 35 | 45 | ns |
| t _{PXZ} | Input to output disable | | n ₂ - 39011 | | 35 | 55 | | 35 | 45 | ns |
| fMAX | Maximum frequ | uency | | 10.5 | 16 | | 12.5 | 16 | | MHz |

Test Load



Schematic of Inputs and Outputs



Programming

PAL fuses are programmed using a low-voltage linear-select procedure which is common to all PAL types. The array is divided into two groups, products 0 thru 39 and products 40 thru 79, for which pin identifications are shown in Pin Configurations below. To program a particular fuse, both an input line and a product line are selected according to the following procedure:

Step 1 Raise Output Disable, OD, to VIHH.

Step 2 Select an input line by specifying I_0 , I_1 , I_2 , I_3 , I_4 , I_5 , I_6 , I_7 , I_8 , I_9 and L/R as shown in Table 1.

Step 3 Select a product line by specifying A₀, A₁ and A₂ one-of-eight select as shown in Table 2.

Step 4 Raise V_{CC} (pin 24) to V_{IHH}.

Step 5 Program the fuse by pulsing the output pins, O, of the selected product group to V_{IHH} as shown in Programming Waveform.

Step 6 Lower V_{CC} (pin 24) to 6.0 V.

Step 7 Pulse the CLOCK pin and verify the output pin, O, to be Low for active Low PAL types or High for active High PAL types.

Step 8 Lower V_{CC} (pin 24) to 4.5 V and repeat step 7.

Step 9 Should the output not verify, repeat steps 1 thru 8 up to five (5) times.

This procedure is repeated for all fuses to be blown (see Programming Waveforms).

To prevent further verification, two last fuses may be blown by raising pin 1 and pin 13 to Vp. V_{CC} is not required during this operation.

Voltage Legend

L = Low-level input voltage, VIL

H = High-level input voltage, V_{IH} HH = High-level program voltage, V_{IHH}

Z = High impedance (e.g. 10K Ω to 5.0V)

| INPL | | | ı | PIN I | DEN | TIFI | CAT | ION | | | |
|------|--------|----|-----|-------|-----|------|----------------|----------------|----------------|----------------|-----|
| NUMB | lg | 18 | 17 | 16 | 15 | 14 | l ₃ | l ₂ | l ₁ | I _O | L/R |
| 0 | НН | нн | нн | нн | нн | нн | нн | нн | нн | L | z |
| 1 | НН | НН | НН | нн | нн | нн | нн | ΗН | нн | н | Z |
| 2 | НН | нн | НН | нн | НН | НН | НН | нн | нн | L | НН |
| 3 | HH | НН | НН | нн | нн | нн | нн | ΗН | НН | Н | HH |
| 4 | НН | НН | НН | НН | НН | HH | HH. | НН | L | НН | Z |
| 5 | HH | НН | НН | НН | нн | нн | НН | нн | ·H. | нн | Z |
| 6 | НН | нн | НН | нн | нн | нн | нн | НН | L | НН | HH |
| 7 | нн | НН | НН | нн | нн | нн | НН | нн | Н | нн | HH: |
| 8 | НН | нн | НН | нн | нн | нн | НН | L | нн | НН | z |
| 9 | НН | нн | нн | нн | нн | НН | нн | н | нн | нн | z |
| 10 | нн | нн | нн | нн | ΉН | нн | нн | L | нн | нн | нн |
| 11 | нн | НН | нн | нн | нн | нн | нн | н | нн | нн | нн |
| . 12 | нн | нн | нн | нн | Ιнн | нн | L | нн | нн | нн | z |
| 13 | нн | нн | нн | Ιнн | нн | нн | н | нн | нн | нн | z |
| . 14 | нн | нн | Ιнн | нн | нн | нн | L | нн | нн | нн | нн |
| 15 | нн | нн | нн | нн | нн | нн | н | нн | нн | нн | нн |
| 16 | нн | нн | нн | нн | нн | L | нн | нн | нн | нн | z |
| 17 | нн | нн | нн | нн | нн | ĺн | нн | нн | нн | нн | z |
| 18 | нн | нн | нн | нн | нн | L | нн | нн | нн | нн | нн |
| 19 | нн | нн | нн | нн | нн | H | нн | нн | нн | нн | нн |
| 20 | нн | нн | нн | нн | L | нн | нн | нн | нн | нн | z |
| 21 | нн | нн | нн | нн | н | нн | нн | нн | нн | нн | z |
| 22 | нн | нн | нн | нн | L | нн | нн | нн | нн | нн | нн |
| 23 | нн | нн | нн | нн | H | нн | нн | нн | нн | нн | нн |
| 24 | нн | нн | нн | L | нн | нн | нн | нн | нн | нн | z |
| 25 | нн | нн | нн | н | нн | нн | нн | нн | нн | нн | z |
| 26 | НН | нн | нн | Ľ | нн | нн | нн | нн | нн | нн | нн |
| 27 | нн | нн | нн | н | нн | нн | нн | нн | нн | нн | НН |
| 28 | нн | НН | Ľ | нн | нн | НН | НН | НН | нн | нн | Z |
| 29 | нн | НН | H | НН | нн | HH | НН | НН | НН | НН | z |
| 30 | НН | НН | L | НН | НН | НН | НН | НН | | | |
| 31 | НН | НН | н | | | | | | НН | HH | НН |
| 32 | | | 1 | HH | НН | НН | НН | HH | HH | HH | HH |
| 33 | HH | L | НН | HH | НН | нн | НН | НН | НН | НН | Z |
| | нн | Н | НН | НН | нн | нн | НН | НН | НН | нн | Z |
| 34 | НН | Ŀ | нн | НН | НН | НН | НН | НН | нн | HH | нн |
| 35 | нн | H | НН | нн | НН | НН | нн | НН | нн | HH | HH |
| 36 | L | HH | НН | НН | НН | нн | нн | НН | НН | нн | Z |
| 37 | Н | нн | НН | НН | HH | нн | НН | НН | НН | НН | Z |
| 38 | L | НН | НН | НН | нн | нн | нн | НН | НН | HH | НН |
| 39 | Н | НН | НН | НН | НН | НН | НН | НН | НН | HH | НН |

Table 1 Input Line Select

| PRODUCT LINE | | | PIN I | DENT | IFICA | TION | | |
|-----------------|---|---------------------------------------|---------------------------------------|---|---------------------------------------|----------------|----------------|--------------------|
| NUMBER | 04 | 03 | 02 | 01 | 00 | A ₂ | A ₁ | A ₀ |
| 0, 40 | Z | Z | Z | z | НН | z | Z | z |
| 1, 41 | Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Ζ | НН | Z | Z | нн |
| 2, 42 | Z | Z | Z | Z Z Z | HH | · Z | НН | Z |
| 3, 43 | Z | Z | Z | Z | НН | Z | нн | HH |
| 4, 44 | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Z | Z | Z Z Z | НН | нн | Z | z |
| 5, 45 | Z | Z | Z | Z | нн | нн | z | HH |
| 6, 46 | Z | Z | Z | Z | HH | HH | нн | Z HH |
| 7, 47 | Z | Z | Z | Z | НН | нн | НН | HH |
| 8, 48 | Z. | Z | Z | нн | Z | Z Z | Z | Z |
| 9, 49 | Z | Z | Z | нн | Z Z Z Z | Z | z | нн |
| 10, 50 | Z | Z | Z | НН | Z | Z Z | нн | Z |
| 11, 51 | Z | Z | Z | нн | z | | нн | нн |
| 12, 52 | Z | Z | Z | нн | Z | нн | Z Z | z |
| 13, 53 | Z | Z | Z | нн | Z | нн | Z | нн |
| 14, 54 | Z | Z | Z | нн | Z Z Z | нн | НН | Z. |
| 15, 55 | Z | Z | Z | нн | Z | нн | нн | нн |
| 16, 56 | Z | Z | нн | Z Z | Z | Z | Z | Z |
| 17, 57 | Z | Z | HH | Z | Z | Z | Z | HH |
| 18, 58 | · Z | Z | HH | Z | Z Z Z Z Z | z | нн | HH Z HH Z |
| 19, 59 | _, Z :- | Z Z | НН | Z Z Z | Z | Z | нн | |
| 20, 60 | Z | Z | нн | Z | Z | нн | Z | z |
| 21, 61 | Z Z | Z | НН | Z | Z. | НН | Z | нн |
| 22, 62 | Z | Z Z Z | нн | Z | Z | нн | НН | Z |
| 23, 63 | Z. | | нн | Z | Z | нн | нн | НН |
| 24, 64 | Z | НН | Z | Z Z Z Z | Z | Z | Z | z |
| 25, 65 | Z Z Z | НН | Z | Z | Z | Z | Z HH | нн |
| 26, 66 | Z | НН | 4 | Z | Z | Z Z | нн | Z |
| 27, 67 | Z | HH | Z | Z | Z | Z | HH | HH |
| 28, 68 | Z | нн | 4 | Z Z Z | 4 | нн | Z | Z HH |
| 29, 69 | Z . | щ | 2 | | 2 | НН | Z | HH |
| 30, 70 | Z | нн | 2 | 2 | 4 | нн | НН | Z |
| 31, 71 | Z | HH | 2 | 2 | 14 | НН | НН | HH |
| 32, 72 | НН | Z | 4 | 4 | 7 | Z | Z | Z |
| 33, 73 | НН | Z | 4 | 4 | 4 | 4 | z | HH |
| 34, 74 | HH | Z Z | 4 | 2 | 4 | Z Z | НН | Z HH |
| 35, 75 | HH | - 2 | 2 | 14 | 4 | 1.4 | HH | HH |
| 36, 76 | HH | Z | 4 | 4 | 4 | нн | Z | z |
| 37, 77 | HH | Z | 4 | 4 | 4 | нн | z | HH |
| 38, 78 | HH | Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | нн | НН | z |
| 39, 79 | НН | | | | | НН | НН | НН |


Table 2 Product Line Select

PRODUCTS 40 THRU 79

V_{CC} 24

02 16


Pin Configurations




Programming Parameters T_A = 25°C

| SYMBOL | PAR | AMETER | LIMITS MIN TYP MAX | UNIT |
|------------------|------------------------------|----------------------|--------------------|------|
| V _{IHH} | Program-level input voltage | | 11.5 11.75 12 | V |
| | | Output Program Pulse | 50 | |
| Iнн | Program-level input current | OD, L/R | 50 | mA |
| | | All Other Inputs | 5. | |
| ССН | Program Supply Current | | 400 | mA |
| Tp | Program Pulse Width | | 10 50 - | μS |
| t _D | Delay time | | 100 | ns |
| t _{DV} | Delay Time to Verify | | 100 | μS |
| | Program Pulse duty cycle | | 25 | % |
| V _P | Verify-Protect-input voltage | | 20 21 22 | V |
| IР | Verify-Protect-input current | | 400 | mA |
| ТРР | Verify-Protect Pulse Width | | 20 50 | msec |

Programming Waveforms









PRODUCT TERMS (0-79)


INPUTS (0-39)

Logic Diagram PAL14L8




Logic Diagram PAL16L6







Logic Diagram PAL20L2



Logic Diagram PAL20C1




Logic Diagram PAL20L10




PRODUCT TERMS (0-79)


Logic Diagram PAL20X10



Logic Diagram PAL20X8



Logic Diagram PAL20X4



PRODUCT TERMS (0-79)

| PART NUMBER | | | | | | | PECIFICATIO |
|--|-----------------|--|-------------------------------|---------------------------------------|--|---|--|
| Sales of the second of the second of the | | | | | | | |
| ISER'S PART NUMBER | | RE | / | | | NAME | DATE |
| TITLE | | 17 | | profile (| | | : |
| COMPANY, CITY, STATE | | 1 | | a is | | | ngang mang manakhing manakhi Pa |
| PIN 1 PIN | 12 | PIN 3 | | PIN 4 | - | PIN 5 | PIN 6 |
| PIN 7 PIN | v 8 | PIN 9 | | PIN 10 | | PIN 11 | GND PIN 12 |
| PIN 13 | J 14 | PIN 15 | | PIN 16 | | PIN 17 | PIN 18 |
| <u> </u> | / 20 | PIN 21 | | PIN 22 | | PIN 23 | VCC PIN 24 |
| | | | | , , , , , , , , , , , , , , , , , , , | and the second s | 7 11 20 | |
| <u> </u> | <u> </u> | | | | | | <u> </u> |
| EQUATIONS | | | A Control of the Control | | | i dayan i | en i Santonio (1965) Notae de la companio (1965) |
| | | | | | | | |
| 274.000.000 | | | | | | N. A. Carrier | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | and the second | | | | | · | |
| | | | | totalia yazili Berren | | | |
| | | | | | | | |
| | . | | | | | | |
| | | | - 4 (4) | | | | |
| • | | | | | | | |
| | No. | | | | | | |
| The state of the s | | | | | | i de la compania de La compania de la co | |
| | - a | | | | | | |
| | <u> FG-II</u> | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | in i | | | | | |
| | | | | | | | |
| DESCRIPTION: | | | | | | | |
| | | | | | | | |
| | | | at the state of | | | | |
| | | | <u>َ عَلَّ الْبَيْنِيةِ ـ</u> | | | | the state of the s |

LEGEND:

H HIGH L LOW C CLOCK X IRRELEVANT Z OFF

Notes

| 1 | Introduction | |
|----|-------------------------------|--|
| 2 | HIREL | |
| 3 | PROM | |
| 4 | ROM | |
| 5 | Character Generators | |
| 6 | PAL® | |
| 7 | HAL | |
| 8 | HMSI | |
| 9 | FIFO | |
| 10 | Arithmetic Elements and Logic | |
| | Multipliers/Dividers | |
| 12 | Octal Interface | |
| 13 | Leadless | |
| 14 | Die | |
| 15 | General Information | |
| 16 | Representatives/Distributors | |

Hard Array Logic Family HAL Series 20 Data Sheet

Features/Benefits

- Gate array equivalent of up to 200 gates.
- Semi-custom solution
- Reduces SSI/MSI chip count greater than 4 to 1.
- Prototype using field-programmable version PAL.
- Cost savings up to 40% compared to PAL.
- Security link disabled for design secrecy.
- Test and simulation made simple with PALASM Function Table.
- Saves space with 20-pin SKINNYDIP™ packages.
- Power consumption is directly proportional to logic complexity.

Description

The HAL family utilizes standard Low-Power Schottky TTL process and automated mask pattern generation directly from logic equations to provide a semi-custom gate array for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his own chip" by AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The HAL transfer function is the familiar sum of products. Like the ROM, the HAL has a single array of selectable gates. Unlike the ROM, the HAL is a selectable AND array driving a fixed OR array (the ROM is a fixed AND array driving a selectable OR array). In addition the HAL provides these options:

- Variable input/output pin ratio
- Programmable three-state outputs
- · Registers with feedback
- Arithmetic capability

Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low-to-high transition of the clock. HAL Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.

To design a HAL, the user first programs and debugs a PAL using PALASM and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g. P01234.


| PART NUMBER | PKG | DESCRIPTION |
|----------------|-------|--|
| HAL10H8 | J,N,F | Octal 10Input And-Or Gate Array |
| HAL12H6 | J,N,F | Hex 12Input And-Or Gate Array |
| HAL14H4 | J,N,F | Quad 14Input And-Or Gate Array |
| HAL16H2 | J,N,F | Dual 16Input And-Or Gate Array |
| HAL16C1 | J,N,F | 16 Input And-Or/And-Or-Invert Gate Array |
| HAL10L8 | J,N,F | Octal 10 Input And-Or-Invert Gate Array |
| HAL12L6 | J,N,F | Hex 12Input And-Or-Invert Gate Array |
| HAL14L4 | J,N,F | Quad 14 Input And-Or-Invert Gate Array |
| HAL16L2 | J,N,F | Dual 16Input And-Or-Invert Gate Array |
| HAL16L8 | J,N,F | Octal 16 Input And-Or-Invert Gate Array |
| HAL16R8 | J,N,F | Octal 16 Input Registered And-Or Gate Array |
| HAL16R6 | J,N,F | Hex 16Input Registered And-Or Gate Array |
| HAL16R4 | J,N,F | Quad 16 Input Registered And-Or Gate Array |
| HAL16X4 | J,N,F | Quad 16 Input Registered And-Or-Xor Gate Array |
| HAL16A4 | J,N,F | Quad 16Input Registered And-Carry-Or-Xor Gate |


Monolithic Memories accepts the PAL DESIGN SPECIFICATION in one of three forms:

- 1. Computer generated listing.
- Typed or hand-written forms F109 and F110. See example on pages 6-7 and forms on pages 23-24.
- 3. Direct online data transmission to Monolithic Memories
 Timeshare computer system via telephone (local telephone
 network to major US cities, London and Paris) or TWX
 (online Boston TWX no.).

Monolithic Memories will provide a PAL sample for customer qualification. The user then submits a purchase order for a HAL of the specified bit pattern number, e.g. HAL14L4 P01234. See Ordering Information below.

Ordering Information





| Absolute Maximum Ratings | | Operating |
|---------------------------------|------|---------------|
| Supply Voltage, V _{CC} | | |
| Off-state output Voltage | | 5.5V |
| Storage temperature | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | | | | MILITARY MIN TYP MAX | | COMMERCIAL MIN TYP MAX | | | UNIT |
|------------------|--------------------------------|----------------|-----------------------|-----|-------------------------|-----|---------------------------|------|------|------|
| v _{cc} | Supply voltage | | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| A Width of clock | Width of clock | Low | | 25 | 10 | | 25 | 10 | | |
| t _w | Width of Clock | High | | 25 | 10 | | 25 | 10 | | ns |
| | Set up time from | 16R8 16R6 16R4 | | 45 | 25 | | 35 | 25 | | |
| ^t su | input or feedback | 16X4 16A4 | | 55 | 30 | 1 | 45 | 30 | | ns |
| th | Hold time | | | 0 | -15 | ; | 0 | -15 | | ns |
| TA | Operating free-air temperature | | | -55 | | | 0 | 5 | 75 | °C |
| TC | Operating case temperature | | or grade to the first | | F 1 1 1 1 1 1 1 | 125 | | 1980 | 4 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | MIN | TYP † | MAX | UNIT | | |
|-------------------|---------------------------------|--|--|--|--|-------|-------------------------|----|
| V _{IL} * | Low-level input voltage | | | | | | 0.8 | V |
| V _{IH} * | High-level input voltage | Auto | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | l _l = -18 | BmA | | -0.8 | -1.5 | V |
| 1 _{IL} | Low-level input current † | V _{CC} = MAX | V _I = 0.4 | V | | -0.02 | -0.25 | mA |
| , liH | High-level input current † | V _{CC} = MAX | V _I = 2.4 | v | | 4 188 | 25 | μΑ |
| , t _l | Maximum input current | V _{CC} = MAX | V _I = 5.5 | V | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN | 10H8, 12H6, 14H4 16H2, 16C1, 10L8 12L6, 14L4, 16L2 | MIL I _{OL} = 8mA | | | | |
| VOL | 20W love output voltage | V _{IL} = 0.8V V _{IH} = 2V | 16L8 16B8 | MIL I _{OL} = 12mA COM I _{OL} = 24mA | | 0.3 | 0.5 | ٧ |
| V _{ОН} | High-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | MIL | I _{OH} = -2mA | 2.4 | 2.8 | especial and the second | v |
| | | V _{IH} = 2V | СОМ | I _{OH} = -3.2mA | | | | |
| ^l OZL | Off-state output current † | $V_{CC} = MAX$ $V_{IL} = 0.8V$ | 16L8 16R8 16R6 16R4 | V _O = 0.4V | | | -100 | μΑ |
| ^l ozh | | V _{IH} = 2V | 16X4 16A4 | V _O = 2.4V | 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1. | | 100 | μΑ |
| los | Output short-circuit current ** | V _{CC} = 5V | | V _O = 0V | -30 | -70 | -130 | mA |
| | | 10H8, 12H6, 14H4, 16H2, 16C1 10L8, 12L6, 14L4, 16L2 VCC = MAX 16R4, 16R8, 16L8 | | | 55 | 90 | | |
| lcc | Supply current | | | See | Table 1 | 1 180 | mA | |
| | | | 16X4 16A4 | | | 160 | 225 | |
| | | | | | | 170 | 240 | |

 $[\]dagger$ 1/O pin leakage is the worst case of I_{OZX} or I_{IX} e.g., I_{IL} and I_{OZH}

 $[\]uparrow \uparrow$ All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

^{*} These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or tester noise.

Do not attempt to test these values without suitable equipment.


^{**} Only one output shorted at a time.

Switching Characteristics


Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | MIN | ILITAF TYP | MAX | COI MIN | MMERO TYP | MAX | רואט |
|-------------------|---|---|---|-----|----------------|----------|------------|----------------|----------|------|
| t _{PD} | Input to output | 10H8 12H6 14H4 16H2 10L8 12L6 14L4 16L2 16C1 | $R_1 = 560\Omega$ $R_2 = 1.1k\Omega$ | | 25 25 | 45 45 | | 25 25 | 35 | ns |
| t _{PD} | Input or feed- back to output | 16R6 16R4 16L8 16X4 16A4 | | | 25 25 30 | 45 45 | | 25 25 30 | 35 40 | ns |
| ^t CLK | Clock to output or feedback Pin 11 to output enable | | | | 15 | 25 | | 15 | 25 | ns |
| tPZY | | | | | 15 | 25 | | 15 | 25 | ns |
| ^t PXZ | Pin 11 to output disable | | $R_1 = 200\Omega$ | | 15 | 25 | | 15 | 25 | ns |
| ^t PZ X | Input to output enable | 16R6 16R4 16L8 16X4 16A4 | $R_2 = 390\Omega$ | | 25 30 | 45 45 | | 25 30 | 35 40 | ns |
| | Input to output disable | 16R6 16R4 16L8 16X4 16A4 | | | 25 30 | 45 45 | | 25 30 | 35 40 | ns |
| fMAX | Maximum frequency | 16R8 16R6 16R4 16X4 16A4 | | 14 | 25 22 | | 16 14 | 25 22 | | МН |

Test Load



Schematic of Inputs and Outputs



| NUMBER OF PRODUCT TERMS | HAL16L8, 16R4 16R6, 16R8 | HAL16X4 | HAL16A4 | | |
|-------------------------|-----------------------------|---------|---------|--|--|
| 0 | 99 | 97 | 108 | | |
| 1-4 | 101 | 101 | 113 | | |
| 5-8 | 104 | 106 | 117 | | |
| 9-12 | 106 | 110 | 122 | | |
| 13-16 | 108 | 115 | 126 | | |
| 17-20 | 110 | 119 | 131 | | |
| 21-24 | 113 | 124 | 135 | | |
| 25-28 | 115 | 128 | 140 | | |
| 29-32 | 117 | 133 | 144 | | |
| 33-36 | 119 | 137 | 149 | | |
| 37-40 | 122 | 142 | 153 | | |
| 41-44 | 124 | 146 | 158 | | |
| 45-48 | 126 | 151 | 162 | | |
| 49-52 | 128 | 155 | 167 | | |
| 53-56 | 131 | 160 | 171 | | |
| 57-60 | 133 | 164 | 176 | | |
| 61-64 | 135 | 169 | 180 | | |

Table 1. Typical $I_{\mbox{\footnotesize CC}}$ vs. Number of Products Used

DESCRIPTION

THIS EXAMPLE ILLUSTRATES ARRAY LOGIC TO IMPLEMENT


| BASIC | CA | TE | > |
|-------|----|----|---|
| | | | |
| | | | |

LEGEND: = EQUAL := REPLACED BY + OR * AND :+: XOR :*: XNOR / COMPLEMENT () THREE-STATE


| PIN PIN PIN PIN | F | _ | | <u>-</u> | (| VB ≟s VG | | | | F | C H DIN H M | | | • • • • • • • • • • • • • • • • • • • | P | D IN D IN I IN N | 9 11 12 | PIN E PIN J PIN O |
|----------------------|----------|----------|----------|----------|---------|----------------|----------|------------|----------|----------|----------------------|----------|----------|---------------------------------------|----------|---------------------------|--------------------|---------------------|
| PIN INV COMMEN | P A | - NO | 0 | - 2 \ | | 2 | _ ა |)R | ×c | F | R IN R | | | | | | | PIN U |
| A B | C | D | E | F | G | H | <u> </u> | <u>3</u> | K | L | M | <u> </u> | 0 | P | Q | R | | COMMENT |
| <u>ь н</u> | | | | | | | | | | | | | | | | | ***** | INVERTER |
| H 느 < × | | | | | | | | | | | | | | | | | | AND |
| <u> </u> | | | | | | | | | | | | | | | | | discount residence | AND |
| <u> </u> | <u>H</u> | <u>L</u> | <u></u> | × | × | <u>x</u> | <u>×</u> | <u>×</u> | × | × | _× | _× | * | <u>×</u> | <u>×</u> | × | | AND |
| × | | | | | | | | | | | | | | | | | | AND |
| · × | | | | | | | | | | | | | | | | | | oe |
| ×× | | | | - | | | | | | | | | | | | | | OR |
| <u> </u> | | | | | | | | | | | | | | | | | | OR |
| <u>×</u> | <u>×</u> | × | <u>×</u> | <u>×</u> | _× | × | <u>L</u> | L | <u>_</u> | <u>H</u> | * | x | × | ᆇ | × | × | | DUAND |
| X | | | | | | | | | | | | | | | | | | GUAU |
| < x | | | | | | | | | | 100 | | | | | | | | HAND |
| <u></u> | | | 18.2 | | | | | | | | | | | | | | | NAND |
| <u> </u> | x | × | × | × | x | × | <u>×</u> | × | <u>×</u> | <u>×</u> | <u>_</u> | _ | <u>H</u> | × | × | . × | | NOR |
| <u> </u> | x | x | <u>*</u> | <u>×</u> | × | × | × | -X | × | × | <u></u> | <u>H</u> | <u></u> | × | <u>×</u> | x | | NOR |
| . × | | | | | | | | | | | | | | | | | | NOR |
| <u> </u> | | | | | | | | | | | | | | | | | | ×or |
| | | | LE | GEN | ID: | | | HIG LOV | | | | | LOC | K EVAN | <u> </u> | | Z OF | Followski (1980) |




Logic Diagram HAL10H8




Logic Diagram HAL12H6




Logic Diagram HAL14H4




Logic Diagram HAL16H2




Logic Diagram HAL16C1




Logic Diagram HAL10L8




Logic Diagram HAL12L6




Logic Diagram HAL14L4




Logic Diagram HAL16L2




Logic Diagram HAL16L8








Logic Diagram HAL16R6



Logic Diagram HAL16R4







| HAL PART NUMBER | | | HAL DESIGN S | PECIFICATION |
|----------------------|--|-----------------------|---------------------------|-----------------------|
| USER'S PART NUMBER | | REV | NAME | DATE |
| TITLE | ************************************** | | | |
| COMPANY, CITY, STATE | | | | |
| PIN 1 | PIN 2 | PIN 3 | PIN 4 | PIN 5 |
| PIN 6 | PIN 7 | PIN 8 | PIN 9 | GND PIN 10 |
| PIN 11 | PIN 12 | PIN 13 | PIN 14 | PIN 15 |
| PIN 16 | PIN 17 | PIN 18 | PIN 19 | VCC PIN 20 |
| | | | | |
| EQUATIONS | | | | |
| | | | | |
| · · · · | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | 30, 1 | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| DECCRIPMION | | | | |
| DESCRIPTION | | | | |
| | | | | |
| | = EQUAL = REPLACED BY | + OR :+: * AND :*: | XOR / COI XNOR () THI | MPLEMENT REE-STATE |

| PIN A | | PIN B | | | - | PIN C | | | PIN | D | | PIN E |
|--------|--|-------------|-----|-------|----------------|-----------|-----|-------------|---|--------------|---|-------|
| PIN F | - | PIN G | | | - | PIN H | | | PIN | 1 | | PIN J |
| PIN K | en e | PIN L | | | - | PIN M | | | PIN | N | | PIN O |
| PIN P | <u>-</u> . | PIN Q | | | | PIN R | | | | | | |
| | | FIN Q | | | | FIN A | | | 3, | | | |
| OMMENT | | | | | | | | | | | | |
| B C | $\frac{1}{D}$ $\frac{1}{F}$ | F G H | | | <u> </u> | _ <u></u> | - N | O P | - | - | | MMENT |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | - | | | | | | |
| | | | | | | | - | | . | | | |
| | | | - : | | | _ 1 | | <u> </u> | . - | | | |
| | | | | | <u> </u> | | | | | · - | | |
| | | | | | | | | | · <u>· · · · · · · · · · · · · · · · · · </u> | | ` <u>.</u> | |
| | | | | | | | | | | | | |
| | | | | | | _ | - | | · , , | | | |
| | | | | | | | | | | | | |
| | | | - | | | | | | | | | |
| | | | | | | | - | | <u> </u> | | | |
| | | | _ | · — · | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | • | | | | | | | | |
| | | | | • = : | - 1 | | _ | | | | | |
| · | | | | · — | | | | | · - | | | |
| | | | | | | | | <u> </u> | | | and the second section of the second | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | - | - | | | | | |
| | | | | | | | _ | | | | | |
| | | | | | | | | | | | a 1 de júlio (6). A 1888 - Anderson | |
| | | | | | | | | | | | | |

Hard Array Logic Family HAL Series 24 Data Sheet

Features/Benefits

- · Gate array equivalent of up to 300 gates.
- · Semi-custom solution
- Reduces SSI/MSI chip count greater than 5 to 1
- Prototype using field-programmable version PAL.
- Cost savings up to 40% compared to PAL
- · Security link disabled for design secrecy.
- Test and simulation made simple with PALASM Function Table
- Saves space with 24-pin SKINNYDIP™ packages

Description

The HAL family utilizes standard Low-Power Schottky TTL process and automated mask pattern generation directly from logic equations to provide a semi-custom gate array for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his own chip" by AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The HAL transfer function is the familiar sum of products. Like the ROM, the HAL has a single array of selectable gates. Unlike the ROM, the HAL is a selectable AND array driving a fixed OR array (the ROM is a fixed AND array driving a selectable OR array). In addition the HAL provides thee options:

- · Variable input/output pin ratio
- · Programmable three-state outputs
- · Registers with feedback
- Exclusive-OR gates

Unused inputs are tied directly to $V_{\hbox{CC}}$ or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low-to-high transition of the clock. HAL Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.


| PART NUMBER | PKG | DESCRIPTION |
|----------------|-------|---|
| HAL12L10 | J,N,F | Deca 12 Input And-Or-Invert Gate Array |
| HAL14L8 | J,N,F | Octal 14Input And-Or-Invert Gate Array |
| HAL16L6 | J,N,F | Hex 16Input And-Or-Invert Gate Array |
| HAL18L4 | J,N,F | Quad 18Input And-Or-Invert Gate Array |
| HAL20L2 | J,N,F | Dual 20Input And-Or-Invert Gate Array |
| HAL20C1 | J,N,F | 20 Input And-Or/And-Or Invert Gate Array |
| HAL20L10 | J,N,F | Deca 20 Input And-Or-Invert Gate Array |
| HAL20X10 | J,N,F | Deca 20 Input Registered And-Or-Xor Gate Array |
| HAL20X8 | J,N,F | Octal 20 Input Registered And-Or-Xor Gate Array |
| HAL20X4 | J,N,F | Quad 20Input Registered And-Or-Xor Gate Array |

To design a HAL, the user first programs and debugs a PAL using PALASM and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g., P01234. Monolithic Memories accepts the PAL DESIGN SPECIFICATION in one of three forms:

- 1. Computer generated listing.
- Typed or hand-written forms F107 and F108. See example on pages 7-30, 7-31 and forms on pages 7-42 and 7-43.
- Direct online data transmission to Monolithic Memories Timeshare computer system via telephone (local telephone network to major US cities, London and Paris) or TWX (online Boston TWX no.).

Monolithic Memories will provide a PAL sample for customer qualification. The user then submits a purchase order for a HAL of the specified bit pattern number, e.g., HAL18L4 P01234. See Ordering Information below.


Ordering Information



SKINNYDIP is a registered trademark of Monolithic Memories







Absolute Maximum Ratings Operating Programming Supply Voltage, VCC 7 12V Input Voltage 5.5V 12V* Off-state output Voltage 5.5V 12V Storage temperature -65° to +150° C

Operating Conditions

| SYMBOL | | PARAMETER | MIN | MILITARY MIN TYP MAX | | | COMMERCIAL MIN TYP MAX | | |
|-----------------|-------------------------------|-----------|-----|-------------------------|-----|------|------------------------|------|-----|
| v _{CC} | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| | t _w Width of clock | Low | 40 | 20 | | 35 | 20 | - ; | 4.1 |
| ^t w | | High | 30 | 10 | | 25 | 10 | | ns |
| t _{su} | Set up time | | 60 | 38 | | 50 | 38 | | ns |
| th | Hold time | | 0 | -15 | | 0 | -15 | | 113 |
| TA | Operating free air temperatur | re. | -55 | | | 0 | | 75 | °C |
| T _C | Operating case temperature | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | MIN | TYP†† | MAX | UNIT |
|------------------|---------------------------------|---|---|-----|---|-------|------|
| VIL | Low-level input voltage | | | | *************************************** | 0.8 | V |
| VIH | High-level input voltage | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | -0.8 | -1.5 | V |
| IIL | Low-level input current † | V _{CC} = MAX | V _I = 0.4V | | -0.02 | -0.25 | mA |
| ΊΗ | High-level input current † | V _{CC} = MAX | V ₁ = 2.4V | | | 25 | μΑ |
| l _l | Maximum input current | V _{CC} = MAX | V ₁ = 5.5V | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | 12L10, 14L8, 16L6 18L4, 20L2, 20C1 | mA | 0.3 | 0.5 | V |
| V _{ОН} | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | $I_{OH} = -2mA$ MIL $I_{OH} = -3.2mA$ COM | 2.4 | 2.8 | | ٧ |
| ^I OZL | Off-state output current † | $V_{CC} = MAX$ $V_{IL} = 0.8V$ | V _O = 0.4V | | | -100 | μΑ |
| ^I OZH | On-state output current (| V _{IH} = 2V | V _O = 2.4V | | | 100 | μΑ |
| los | Output short-circuit current ** | V _{CC} = 5V | V _O = 0V | -30 | -70 | -130 | mA |
| loc | Supply current | | 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 | | 60 | 100 | |
| ICC | Supply current | V _{CC} = MAX | 20X4, 20X8, 20X10 | | 120 | 180 | mA |
| *1 | | | 20L10 | | 90 | 165 | 1977 |

 $[\]dagger$ I/O pin leakage is the worst case of I_{OZX} or I_{IX} e.g. I_{IX} and I_{OZH}

 $[\]uparrow \uparrow$ All typical values are at V_{CC} = 5V, T_A = 25°C.

^{*} Pins 1 and 13 may be raised to 22V max.


^{**} Only one output shorted at a time.

Switching Characteristics


Over Operating Conditions

| SYMBOL | PARA | METER | TEST CONDITIONS | MIN | LITAI TYP | RY MAX | COM | MERO TYP | CIAL MAX | UNIT |
|------------------|--|---|--------------------------------------|------|--------------|-----------|------|-------------|-------------|------|
| tpD | Input to output | 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 | $R_1 = 560\Omega$ $R_2 = 1.1k\Omega$ | | 25 | 45 | | 25 | 40 | ns |
| t _{PD} | Input or feedb | cack to output | | | 35 | 60 | | 35 | 50 | ns |
| t _{CLK} | Clock to outpu | ut or feedback | 201.10.20210 | | 20 | 35 | | 20 | 30 | ns |
| t _{PZX} | Pin 13 to out | put enable | 20L10, 20X10 | | 20 | 45 | 1,11 | 20 | 35 | ns |
| t _{PXZ} | Pin 13 to out | put disable | 20X8, 20X4 | | 20 | 45 | | 20 | 35 | ns |
| ^t PZX | Input to output enable Input to output disable Maximum frequency | | $R_1 = 200\Omega$ | ** | 35 | 55 | 1144 | 35 | 45 | ns |
| t _{PXZ} | | | $R_2 = 390\Omega$ | | 35 | § 55 | | 35 | 45 | ns |
| fMAX | | | | 10.5 | 16 | | 12.5 | 16 | | MHz |

Test Load



Schematic of Inputs and Outputs



| PART NUMBER INT 8C2 | | · · · · · · · · · · · · · · · · · · · | BIRKNER | 2/28/8 |
|--|--|--|--|--|
| USER'S PART NUMBER NONAL REGISTER | REV | | NAME | DATE |
| TITLE SUNNYVALE, | CA | eggi esti eggi | National Agent | |
| CK DO | DI. | D2 | D3 | D4 |
| PIN 1 PIN 2 | — — — — — — — — — — — — — — — — — — — | PIN 4 | PIN 5 | PIN 6 |
| D5 D6 | D7 | DB | /LD | GND |
| PIN 7 PIN 8 | PIN 9 | PIN 10 | PIN 11 | PIN 12 |
| 10E NC | <u> </u> | <u>Q7</u> | <u> </u> | Q5 |
| PIN 13 PIN 14 | | PIN 16 | PIN 17 | PIN 18 |
| Q4 Q3 PIN 19 PIN 20 | | PIN 22 | <u>Q0</u> PIN 23 | PIN 24 |
| 777 | | FIN 22 | FIN 23 | PIN 24 |
| | 10 miles (10 miles 10 | | the state of the s | |
| | / Q0 * /LD | | 3 Holo QO | |
| EQUATIONS | /DO * LD | | ; LOAD DO | |
| /Q\ := | /Q1 # /LD | | 3 HOLD Q1 | en e |
| + | / DI * LD | | LOAD DI | |
| /Q2 := | /Q2 */LO | | ; HOLD Q2 | • |
| | /D2 * LD | | ; LOAD D2 | |
| /Q3 :• | /Q3 */LD | | SHOLD Q | |
| . The state of the | /D3 * LD | | SLOAD DE | |
| | /Q4 */LD | · · · · · · · · · · · · · · · · · · · | SHOLD Q4 | |
| · · · · · · · · · · · · · · · · · · · | /D4 * LD | | SLOAD DA | |
| | /Q5 */LD | de la composition de | ; HOLD Q5 | |
| | /D5 * LD | · · · · · · · · · · · · · · · · · · · | S LOAD DE | |
| | /Q6 */LD | | S HOLD QG | |
| | 1 | | S LOAD DO | |
| | /D6 * LD /Q7 */LD | | | |
| | | | ; HOLD Q7 | |
| * - | /D7 * LD | | SLOAD D7 | |
| | /Q8 * / LD | | 5 HOLD Q8 | |
| <u>, , , , , , , , , , , , , , , , , , , </u> | D8 * LD | المؤدمين الرادي | S LOAD DE | |

DESCRIPTION:

THE NOVAL REGISTER IS A 9-BIT REGISTER THAT LOADS THE DATA INPUTS IF LOAD LINE IS SELECTED OTHERWISE HOLDS THE ORIGINAL DATA.

LEGEND:

= EQUAL

+ OR

:+: XOR

/ COMPLEMENT () THREE-STATE

| FUNCTION TA | BLE | | | | | |
|--|---------------------------------------|---|---|-------------------------|--------------------------------|--|
| PIN A D5 PIN G Q8 PIN M Q2 PIN S | PIN B D4 PIN H Q7 PIN N Q1 PIN T DATA | PII. | D N C 03 N I Q G V O Q O I U | PIN D PIN J PIN P PIN V | PIN E DI PIN K Q4 PIN Q | PIN F DO PIN L Q3 PIN R |
| COMMENT C O L O D C E D B 7 A B C D E | 654 | D D D D 3 2 1 0 | 8765 | | | ОММЕНТ |
| | X X X X X X X X X X X X X X X X X X X | # F # F * * * * * # # # # * * * * * F F F F | <u>гнгн</u> нн <i>н</i> н тнн гггг | | L LOAD HOLD H LOAD H HOLD TEST | ALL ZEROS ALL ZEROS ALL CHES EVEL CHECKER BORRD DO CHECKERS DARD |
| | | | | | | |


7-31


Z OFF

LEGEND:


H HIGH C CLOCK
L LOW X IRRELEVANT

Logic Diagram HAL12L10






Logic Diagram HAL16L6




PRODUCT TERMS (0-79)

Logic Diagram HAL18L4


INPUTS (0-39)




PRODUCT TERMS (0-79)



Logic Diagram HAL20C1




Logic Diagram HAL20L10




PRODUCT TERMS (0-79)


Logic Diagram HAL20X10



Logic Diagram HAL20X8



Logic Diagram HAL20X4



PRODUCT TERMS (0-79)

| HAL | | | A. Marie and | | | HAL | DESIGN | SPECI | FICATION |
|---|----------|----------------------------------|--|---|---------|---|---------------------------------------|------------------|---------------------------------------|
| PART NUMBER | | | | | | *************************************** | | | 11 |
| USER'S PART NUMBER | | REV | | | | NAME | | DATE | |
| TITLE | | | | | | | | | |
| COMPANY, CITY, STATE | | | | | | | | | |
| PIN 1 | PIN 2 | | PIN 3 | | PIN 4 | | PIN 5 | - | PIN 6 GND |
| PIN 7 | PIN 8 | | PIN 9 | | PIN .10 | | PIN 11 | 7 1 | PIN 12 |
| PIN 13 | PIN 14 | · | PIN 15 | | PIN 16 | | PIN 17 | - 1 | PIN 18 VCC |
| PIN 19 | PIN 20 | e ing pagalangan Tanggalangan | PIN 21 | • | PIN 22 | | PIN 23 | - 1 | PIN 24 |
| | | | | | | | | | |
| EQUATIONS | | | | | | | | | |
| | | | er - manual de la companya de la co | | | | | | |
| | | | | | | | | | |
| | | | | - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 | | | | | |
| | | | | | | | | | |
| | | | | | | | · · · · · · · · · · · · · · · · · · · | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | : | | |
| | | | | | | | | | |
| | | | | | | | | | · · · · · · · · · · · · · · · · · · · |
| | | | | | | | | | |
| | | | | | | | | | . 4 . |
| | <u> </u> | | | | | | | | |
| | | | | | | | | | <u></u> |
| *************************************** | | | | | | | | | |
| | | - | · · · · · · · · · · · · · · · · · · · | | | | | dan e jere ji | |
| · · · · · · · · · · · · · · · · · · · | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| Day of the | | | | | | | | | |
| | | | | | | | | | |
| DESCRIPTION: | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | alinanda aanda maada aa aa |
| 1 ECEND | _ = =01 | ΙΔ1 | | D | - 1 - V | \D | | COMPLE* | 4ENT |
| LEGEND: | = EQL | LACED BY | + O * A | H ND | :+: XC | IOR | | COMPLENTHREE-ST | |

F 108

LEGEND:

H HIGH L LOW C CLOCK
X IRRELEVANT

Z OFF

| 1 | Introduction |
|----|-------------------------------|
| 2 | HI REL |
| 3 | PROM |
| 4 | ROM |
| 5 | Character Generators |
| 6 | PAL® |
| 7 | HAL |
| 8 | HMSI |
| 9 | FIFO |
| 10 | Arithmetic Elements and Logic |
| 11 | Multipliers/Dividers |
| 12 | Octal Interface |
| 13 | Leadless |
| 14 | Die |
| 15 | General Information |

Representatives/Distributors 16

| FUNCTION | PART NUMBER | PAGE | APPENDIX INFORMATION |
|------------------------|--------------|------|----------------------|
| Octal counter | SN54/74LS461 | 8-4 | 8-34 |
| Octal shift register | SN54/74LS498 | 8-8 | 8-40 |
| Multifunction register | SN54/74LS380 | 8-12 | 8-44 |
| 10-bit counter | SN54/74LS491 | 8-16 | 8-50 |
| 16:1 Mux | SN54/74LS450 | 8-20 | 8-54 |
| Dual 8:1 Mux | SN54/74LS451 | 8-24 | 8-60 |
| Quad 4:1 Mux | SN54/74LS453 | 8-28 | 8-66 |

Octal Counter SN54/74LS461

Features/Benefits

- Octal counter for microprogram-counter, DMA controller and general purpose counting applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin Skinny DIP® saves space
- 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- Expandable in 8-bit increments

Description

The LS461 is an 8-bit synchronous counter with parallel load, clear, and hold capability. Two function select inputs (I_0 , I_1) provide one of four operations which occur synchronously on the rising edge of the clock (CLK).

The LOAD operation loads the inputs (D $_7$ -D $_0$) into the output register (Q $_7$ -Q $_0$). The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE ($\overline{\text{CI}}$ = LOW), otherwise the operation is a HOLD. The carry-out ($\overline{\text{CO}}$) is TRUE ($\overline{\text{CO}}$ = LOW) when the output register (Q $_7$ -Q $_0$) is all HIGHs, otherwise FALSE ($\overline{\text{CO}}$ = HIGH).

The output register (Q_7-Q_0) is enabled when OC is LOW, and disabled (HI-Z) when \overline{OC} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS461 octal counters may be cascaded to provide larger counters. The operation codes were chosen such that when I₁ is HIGH, I₀ may be used to select between LOAD and INCREMENT as in a program counter (JUMP/INCREMENT).

Function Table


| | оc | CLK | 11 | I ₀ | CI | D ₇ -D ₀ | Q ₇ -Q ₀ | OPERATION |
|---|----|------|----|----------------|----|--------------------------------|--------------------------------|-----------|
| Γ | Н | Х | Х | Х | Х | Х | Z | HI-Z |
| | L | ·- † | L | L | Х | X | L | CLEAR |
| 1 | L | 1 | L | н | X | X | Q | HOLD |
| | L | 1 | Н | L | Х | D | D | LOAD |
| | L | 1 | H | Н | Н | X | Q | HOLD |
| | L | t | Н | Н | L | × | Q plus 1 | INCREMENT |

For supplementary information, see appendix, this section.

Ordering Information


| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS461 | JS | MIL |
| SN74LS461 | NS, JS | СОМ |

Logic Symbol





Octal Counter



| Supply voltage V _{CC} | |
|----------------------------------|--|
| Input voltage | |
| Off-state output voltage | |
| Storage temperature65° to +150°C | |

Operating Conditions

| SYMBOL | PARA | PARAMETER | | | | | | | UNIT |
|-----------------|--------------------------------|-----------|-----|-------------------|------|----|------|----|------|
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ | |
| | Width of clock | Low | 40 | | | 35 | | | |
| t _w | Width of Clock | High | 30 | | 25 | | | ns | |
| t _{su} | Set up time | | 60 | Alexander Control | | 50 | | | |
| th | Hold time | | 0 | -15 | | 0 | -15 | | ns |
| TA | Operating free-air temperature | | -55 | 7.5 | | 0 | | 75 | °C |
| T _C | Operating case temperature | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER (%) | TEST CONDITIONS | MIN | түр† мах | UNIT |
|-----------------|-------------------------------|--|-----|----------|------------------|
| VIL | Low-level input voltage | | | 0.8 | ٧ |
| VIH | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| l _{IL} | Low-level input current | $V_{CC} = MAX$ $V_I = 0.4V$ | | 0.25 | mA |
| lн | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| 11 | Maximum input current | $V_{CC} = MAX$ $V_{I} = 5.5V$ | | 1 | mA |
| VOL | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ MIL $I_{OL} = 12mA$ | | 0.5 | v |
| , OL | | $V_{IH} = 2V$ COM $I_{OL} = 24mA$ | | 0.0 | ľ |
| VOH | High-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ MIL $I_{OH} = -2mA$ | 2.4 | | v |
| YOH | Trigri-lever output voltage | $V_{IH} = 2V$ COM $I_{OH} = -3.2$ mA | | | , and the second |
| lozL | Off-state output current | $V_{CC} = MAX$ $V_{IL} = 0.8V$ $V_{O} = 0.4V$ | | -100 | μΑ |
| lozh | On state datpart darron. | $V_{IH} = 2V$ $V_O = 2.4V$ | | 100 | μΑ |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| ¹ CC | Supply current | V _{CC} = MAX | | 120 180 | mA |


^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

| CVMPOL | PARAMETER | TEST CONDITIONS | | ILITAF | ľΥ | COI | UNIT | | |
|------------------|-------------------------|------------------------|--------------|--------|--------|------|------|-------|-----|
| SYMBOL | PANAMETER | (See Test Load) | MIN TYP MAX | | MIN | TYP | MAX | OI4II | |
| fMAX | Maximum clock frequency | | 10.5 | | i Nest | 12.5 | | | MHz |
| t _{PD} | CI to CO delay | C _l = 50 pF | | 35 | 60 | | 35 | 50 | ns |
| t _{PD} | Clock to Q | R ₁ = 200Ω | 889. – Júlio | 20 | 35 | | 20 | 30 | ns |
| t _{PD} | Clock to CO | $R_2 = 390\Omega$ | | 55 | 95 | | 55 | 80 | ns |
| t _{PZX} | Output enable delay | 112 - 39011 | | 35 | 55 | | 35 | 45 | ns |
| tPXZ | Output disable delay | | | 35 | 55 | | 35 | 45 | ns |

 $[\]dagger$ All typical values are at V_{CC} = 5V, T_A = 25° C

Application

16-Bit Counter



Octal Shift Register \$N54/74LS498

Features/Benefits

- Octal shift register for serial to parallel and parallel to serial applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- · Expandable in 8-bit increments

Description

The LS498 is an 8-bit synchronous shift register with parallel load and hold capability. Two function select inputs (I_0 , I_1) provide one of four operations which occur synchronously on the rising edge of the clock (CLK).

The LOAD operation loads the input (D_7-D_0) into the output register (Q_7-Q_0) . The HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register, Q, one bit to the left; Q_0 is replaced by LIRO. RILO outputs Q_7 .

The SHIFT RIGHT operation shifts the output register, Q, one bit to the right; Q_7 is replaced by RILO. LIRO outputs Q_0 .

The output register (Q_7-Q_0) is enabled when \overline{OC} is LOW, and disabled (HI-Z) when \overline{OC} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS498 octal shift registers may be cascaded to provide larger shift registers as shown in the application section.

Function Table


| | оc | CLK | 11 | I ₀ | D ₇ -D ₀ | Q ₇ -Q ₀ | OPERATION |
|---|----|-----|----|----------------|--------------------------------|--------------------------------|-------------|
| | Н | Х | Х | Х | Х | Z | HI-Z |
| | L | 1 | L | L | Х | L | HOLD |
| 1 | L | 1 | L | H | X | SR(Q) | SHIFT RIGHT |
| 1 | L | t | Н | L | Х | SL(Q) | SHIFT LEFT |
| L | L | 1 | Н | Н | D | D | LOAD |

For supplementary information, see appendix, this section.

Ordering Information


| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS498 | JS | MIL |
| SN74LS498 | NS, JS | СОМ |

Logic Symbol





Octal Shift Register



| Supply voltage V _{CC} | |
|--------------------------------|------|
| Input voltage | |
| Off-state output voltage | 5.5V |
| | |

Operating Conditions

| SYMBOL | PARA | MIN | ILITAF TYP | RY MAX | COI MIN | MMER(| CIAL Max | UNIT | |
|-------------------------------|--------------------------------|--|---------------|-----------|------------|-------|-------------|------|----|
| v _{cc} | Supply voltage | light the state of | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| t _W Width of clock | Low | 40 | | | 35 | | | | |
| | Width of clock | High | 30 | | | 25 | | | ns |
| t _{su} | Set up time | | 60 | | | 50 | | | |
| th | Hold time | 0 | -15 | | 0 | -15 | | ns | |
| TA | Operating free-air temperature | | | | | 0 | | 75 | °C |
| T _C | Operating case temperature | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | түр† мах | UNIT |
|-----------------|-------------------------------|--|-----|----------|------|
| V _{IL} | Low-level input voltage | | | 0.8 | ٧ |
| V _{IH} | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| IIL | Low-level input current | $V_{CC} = MAX$ $V_{I} = 0.4V$ | | 0.25 | mA |
| · IH | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| 1, | Maximum input current | $V_{CC} = MAX$ $V_{I} = 5.5V$ | | 1 | mA |
| VOL | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | | 0.5 | v |
| V _{OH} | High-level output voltage | VIH 2V COM IOL - 24mA VCC MIN MIL IOH = -2mA VIL = 0.8V COM IOH = -3.2mA | 2.4 | | v |
| IOZL | Off-state output current | V _{CC} = MAX V _{IL} = 0.8V | | -100 | μΑ |
| lozh | | $V_{IH} = 2V$ $V_O = 2.4V$ | | 100 | μΑ |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| Icc | Supply current | V _{CC} = MAX | | 120 180 | mA |

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


| \$ ∠¶BOL | PARAMETER | TEST CONDITIONS | MILITARY | 1 | COMMERCIAL | | | UNIT |
|------------------|-------------------------|------------------------|----------|-----|------------|-------|------|------|
| | | (See Test Load) | MIN TYP | MAX | MIN T | TYP M | AX C | JIVI |
| fMAX | Maximum clock frequency | | 10.5 | | 12.5 | | | MHz |
| t _{PD} | I0, I1 to LIRO, RILO | C _I = 50 pF | 35 | 60 | | 35 | 50 | ns |
| t _{PD} | Clock to Q | R ₁ = 200Ω | 20 | 35 | | 20 | 30 | ns |
| t _{PD} | Clock to LIRO, RILO | $R_2 = 390\Omega$ | 55 | 95 | | 55 | 80 | ns |
| t _{PZX} | Output enable delay | N2 - 39011 | 35 | 55 | | 35 | 45 | ns |
| tPXZ | Output disable delay | | 35 | 55 | | 35 | 45 | ns |

 $[\]dagger$ All typical values are at V_{CC} = 5V, T_A = 25°C

8

Application

16-Bit Shift Register



Multifunction Octal Register SN54/74LS380

Features/Benefits

- Octal Register for general purposes interfacing applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- · 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading

Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS380 | JS | MIL |
| SN74LS380 | NS, JS | СОМ |


Description

The LS380 is an 8-bit synchronous register with parallel load, load compliment, preset, clear, and hold capacity. Four control inputs (LD, POL, CLR, PR) provide one of four operations which occur synchronously on the rising edge of the clock (CLK). The LS380 combines the features of the LS374, LS377, LS273 and LS534 into a single 300 mil wide package.

The LOAD operation loads the inputs (D_7-D_0) into the output register (Q_7-Q_0) , when POL is HIGH, or loads the compliment of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The output register (Q_7-Q_0) is enabled when OC is LOW, and disabled (HI-Z) when \overline{OC} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Logic Symbol




Function Table

| ōc | CLK | ΙD | POL | CLR | PR | D7-D0 | Q7-Q0 | OPERATION |
|----|-----|----|-----|-----|----|-------|-------|-----------|
| Н | Х | Х | Х | Х | Х | Х | Z | HI-Z |
| L | 1 | X | Х | L | X | X | L | CLEAR |
| L | 1.0 | X | Х | Н | L | Х | н | PRESET |
| L | 1 | Н | X | Н., | Н | Х | Q | HOLD |
| L | 1 | L | Н | Н | н | D | D | LOAD true |
| L | 1 | L | L | Н | Н | D | D | LOAD comp |

For supplementary information, see appendix, this section.



Octal Register



| Supply voltage V _{CC} | 7V . |
|--------------------------------|------|
| Input voltage | .5V |
| Off-state output voltage 5. | .5V |
| Storage temperature | °C |

Operating Conditions

| SYMBOL | PARA | MILITARY MIN TYP MAX | | | COMMERCIAL MIN TYP MAX | | | UNIT | |
|-----------------|--------------------------------|-------------------------|-----|--|---------------------------|------|-----|------|----|
| v _{CC} | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| tw | Width of clock | High | 40 | | | 40 | | | |
| | Width of Clock | 35 | i | | 35 | | | ns | |
| t _{su} | Set up time | | 60 | 1. F. S. | in . | 50 | | | |
| th | Hold time | | 0 | -15 | | 0 | -15 | | ns |
| TA | Operating free-air temperature | | -55 | , e | | 0 | | 75 | °C |
| T _C | Operating case temperature | | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | түр† мах | UNIT |
|------------------|-------------------------------|--|-----|----------|------|
| VIL | Low-level input voltage | | | 0.8 | ٧ |
| ٧ _{IH} | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| IIL | Low-level input current | $V_{CC} = MAX$ $V_{I} = 0.4V$ | | 0.25 | mA |
| ЧH | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| I _I | Maximum input current | $V_{CC} = MAX$ $V_I = 5.5V$ | | 1 | mA |
| V _{OL} | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ MIL $I_{OL} = 12mA$ | | 0.5 | v |
| ·OL | | $V_{\text{IH}} = 2V$ COM $I_{\text{OL}} = 24\text{mA}$ | | 0.0 | V |
| V _{ОН} | High-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ MIL $I_{OH} = -2mA$ | 2.4 | , | V |
| VOH | Thigh level output voltage | $V_{IH} = 2V$ COM $I_{OH} = -3.2$ mA | 2.7 | | |
| IOZL | Off-state output current | $V_{CC} = MAX$ $V_{II} = 0.8V$ $V_{O} = 0.4V$ | | -100 | μΑ |
| ^I OZH | On state output current | V _{IH} = 2V | | 100 | μΑ |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| ¹ CC | Supply current | V _{CC} = MAX | | 120 180 | mA |


^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

| SYMBOL | PARAMETER | TEST CONDITIONS (See Test Load) | MIN | IILITAR TYP | Y MAX | COM | MERO TYP | CIAL MAX | UNIT |
|------------------|-------------------------|---------------------------------|-------------------|----------------|----------|------|-------------|-------------|------|
| fMAX | Maximum clock frequency | C - 50p5 | | Property of | 18 | 12.5 | | | MHz |
| tPD | Clock to Q | C _L = 50pF | a tetero in const | 20 | 35 | | 20 | 30 | ns |
| t _{PZX} | Output enable delay | $R_1 = 200\Omega$ | | 35 | 55 | | 35 | 45 | ns |
| t _{PXZ} | Output disable delay | $R_2 = 390\Omega$ | | 35 | 55 | | 35 | 45 | ns |

 $[\]dagger$ AII typical values are at V_{CC} = 5V, T_A = 25°C

Application

16-Bit Register



10-Bit Counter SN54/74LS491

Features/Benefits

- CRT vertical and horizontal timing generation
- Bus-structured pinout
- 24-pin SKINNYDIP™ saves space
- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading

Ordering Information


| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS491 | JS | MIL |
| SN74LS491 | NS, JS | СОМ |

Description

The ten-bit counter can count up, count down, set, and load 2 LSB's, 2 MSB's and 6 middle bits high or low as a group. All operations are synchronous with the clock. SET overrides LOAD, COUNT and HOLD. LOAD overrides COUNT. COUNT is conditional on CIN. otherwise it holds.

All outputs are enabled when OC is low, otherwise HIGH-Z. The 24 mA $\rm I_{OL}$ outputs are suitable for driving RAM/PROM address lines in video graphics systems.

Logic Symbol




Function Table

| CLK | SET | ΙD | CNT | CIN | ŪP | D9-D0 | Q9-Q0 | OPERATION |
|-----|-----|-----|-----------------------------------|---|---|---|---|--|
| Х | Х | Х | Х | Х | Х | × | Ź | HI-Z |
| 1 | н | X | X | Х | X | × | . н | Set all HIGH |
| 1 | L | L | . X . | Х | Х | D | D | LOAD D |
| 1 | L | Н | Н | Х | х | X | Q | HOLD |
| Ť | L | н | L | н | X | Х | Q | HOLD |
| 1 | L | Н | L | L | L | X | Q plus 1 | Count UP |
| 1 | L | Н | L | L | Н | X | Q minus 1 | Count DN |
| | | х х | X X X X 1 H X 1 L L 1 L H 1 L H 1 | X X X X X 1 H X X 1 L L X 1 L H H L 1 L H L | X X X X X X 1 H X X X 1 L L X X X 1 L H H X X 1 L H L H 1 L L L X X X 1 L H L L L X X X 1 L H L L L X X X 1 L H L L L X X X 1 L H L L L L X X X 1 L H L L L X X X 1 L H L L L X X X X X X X X X X X X X X X | X X X X X X X X 1 H X X X X X X 1 L L X X X X X 1 L H H X X X X 1 L H L H X 1 L L L L | X X X X X X X X X X 1 H X X X X X X X X | X X X X X X X Z 1 H X X X X X H 1 L L X X X D D 1 L H H X X X Q 1 L H L L L X Q plus 1 |

For supplementary information see appendix this section.

10-Bit Up/Down Counter



| Supply voltage V _{CC} | |
|--------------------------------|--|
| Input voltage | |
| Off-state output voltage | |
| Storage temperature | |

Operating Conditions

| SYMBOL | PARAMETER | | M MIN | ILITARY Typ ma | 1 . | MMERC TYP | MAX | UNIT |
|-------------------------------|--------------------------------|-----|----------|-------------------|--------|--------------|------|------|
| Vcc | Supply voltage | | 4.5 | 5 5 | 5 4.75 | 5 | 5.25 | ٧ |
| t _w Width of clock | High | 40 | | 40 | | | | |
| t _w | Width of clock | Low | 35 | | 35 | | | ns |
| t _{su} | Set up time | | 60 | | 50 | | | - |
| th | Hold time | | 0 | -15 | 0 | -15 | | ns |
| TA | Operating free-air temperature | | -55 | , | 0 | | 75 | °C |
| T _C | Operating case temperature | | | 12 | 5 | | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYPT MAX | UNIT |
|------------------|-------------------------------|--|-------|----------|------|
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| ٧ _{IH} | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| I _{IL} | Low-level input current | $V_{CC} = MAX$ $V_{I} = 0.4V$ | | 0.25 | mA |
| ΊΗ | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| I _I | Maximum input current | $V_{CC} = MAX$ $V_{I} = 5.5V$ | | 1 | mA |
| v _{ol} | Low-level output voltage | V_{CC} = MIN V_{IL} = 0.8V MIL I_{OL} = 12mA | | 0.5 | v |
| *OL | VOL Low-level output voltage | $V_{IH} = 2V$ COM $I_{OL} = 24mA$ | | 0.5 | |
| v _{oh} | High-level output voltage | $V_{CC} = MIN$ $V_{II} = 0.8V$ $I_{OH} = -2mA$ | 2.4 | | V |
| VОН | Thigh level earput voltage | $V_{IH} = 2V$ COM $I_{OH} = -3.2$ mA | 7 2.4 | | " |
| ^I OZL | Off-state output current | $V_{CC} = MAX$ $V_{II} = 0.8V$ $V_{O} = 0.4V$ | | -100 | μА |
| lozh | On-state output current | $V_{IH} = 2V$ $V_O = 2.4V$ | | 100 | μА |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| ^I CC | Supply current | V _{CC} = MAX | | 120 180 | mA |


^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

| SYMBOL | PARAMETER | TEST CONDITIONS (See Test Load) | MILITAF MIN TYP | MAX | COM | MERO | CIAL | UNIT |
|------------------|-------------------------|---|--------------------|-----|------|------|------|------|
| fMAX | Maximum clock frequency | $C_{L} = 50 pF$ - $R_{1} = 200 \Omega$ - $R_{2} = 390 \Omega$ - | 10.5 | | 12.5 | | | MHz |
| t _{PD} | Clock to Q | | 20 | 35 | | 20 | 30 | ns |
| tPZX | Output enable delay | | 35 | 55 | | 35 | 45 | ns |
| t _{PXZ} | Output disable delay | | 35 | 55 | | 35 | 45 | ns |

[†] All typical values are at V_{CC} = 5V, T_A = 25°C

Application

CRT Horizontal Timing and Blanking



16:1 Mux SN54/74LS450

Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Similar to 74150 (Fat DIP)
- . Low current PNP inputs reduce loading

Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS450 | JS | MIL |
| SN74LS450 | NS, JS | СОМ |


Description

The 16:1 Mux selects one of sixteen inputs, E0 through E15, specified by four binary select inputs, A, B, C, and D. The true data is output on Y and the inverted data on W. Propagation delays are the same for both inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Logic Symbol


Function Table

| | INF SELI | | PUT | | |
|---|-------------|---|-----|-----|------------|
| D | С | В | Α | W | Υ |
| L | L | L | L | E0 | E0 |
| L | L · | L | Н | E1 | E1 |
| L | L | Н | L | E2 | E2 |
| L | L | Н | Н | E3 | E 3 |
| L | H | L | L | E4 | E4 |
| L | Н | L | Н | E5 | E 5 |
| L | Н | Н | L | E6 | E6 |
| L | Н | Н | Н | E7 | E7 |
| Н | L | L | L | E8 | E8 |
| Н | L | L | Н | E9 | E 9 |
| Н | L | н | L | E10 | E10 |
| н | L | Н | Н | E11 | E11 |
| н | Н | L | L | E12 | E12 |
| Н | н | L | Н | E13 | E13 |
| Н | Н | Н | L | E14 | E14 |
| Н | Н | Н | Н | E15 | E15 |



For supplementary information, see appendix, this section.

16:1 Mux



| Supply voltage V _{CC} |
|-----------------------------------|
| Input voltage 5.5V |
| Off-state output voltage |
| Storage temperature—65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY | COMMERCIAL | UNIT |
|-----------------|--------------------------------|-------------|-------------|------|
| STMBUL | FARAMETER | MIN NOM MAX | MIN NOM MAX | ONIT |
| V _{CC} | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| TA | Operating free-air temperature | -55 | 0 75 | °C |
| T _C | Operating case temperature | 125 | | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP† MAX | UNIT |
|-----------------|-------------------------------|---|-----|----------|------|
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| V _{IH} | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| I _{IL} | Low-level input current | $V_{CC} = MAX$ $V_{I} = 0.4V$ | | 0.25 | mA |
| ΊΗ | High-level input current | $V_{CC} = MAX$ $V_{\parallel} = 2.4V$ | | 25 | μΑ |
| 1 | Maximum input current | $V_{CC} = MAX$ $V_{\parallel} = 5.5V$ | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | | 0.5 | V |
| V _{ОН} | High-level output voltage | V_{CC} = MIN V_{IL} = 0.8V V_{IL} = 0.8V V_{IL} = -3.2mA | 2.4 | | v |
| | | VIH - 2V | L | 100 | |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| lcc lcc | Supply current | V _{CC} = MAX | | 60 100 | mA |

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


| SYMBOL | PARAMETER | TEST CONDITIONS (See Test Load) | | | UNIT |
|-----------------|---------------------|--|-------|-------|------|
| ^t PD | Any input to Y or W | $C_{L} = 50 \text{ pF}$ $R_{1} = 560\Omega$ $R_{2} = 1.1 \text{k}\Omega$ | 25 45 | 25 40 | ns |

[†] All typical values are at V_{CC} = 5V, T_A = 25°C

efficience Care

Application

Test Condition Mux



Dual 8:1 Mux SN54/74LS451

Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Twice the density of 74LS151
- . Low current PNP inputs reduce loading

Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54LS451 | JS | MIL |
| SN74LS451 | NS, JS | СОМ |

Description


Function Table

The dual 8:1 Mux selects one of eight inputs, D0 through D7, specified by three binary select inputs, A, B, and C. The true data is output on Y when strobed by S. Propagation delays are the same for inputs, addresses and strobes and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.


Logic Symbol

INPUTS OUTPUTS SELECT STROBE Υ C В Α S Х Х Х Н Н L L L D0 L L Н D1 L Н L D2 L Н Н D3 Н L L D4 Н Н D5 Н L D6 Н L н D7 Н Н L

For supplementary information, see appendix, this section.



Dual 8:1 Mux



| Supply voltage V _{CC} | |
|--------------------------------|---------------|
| Input voltage | 5.5V |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | | MILITARY | | | COMMERCIAL | | |
|-----------------|--------------------------------|-----|----------|-----|------|------------|------|------|
| STWIDOL | FANAMETEN | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| TA | Operating free-air temperature | -55 | | | 0 | | 75 | °C |
| т _С | Operating case temperature | 100 | | 125 | | | | °C |


Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP [†] MAX | UNIT |
|------------------|-------------------------------|---|-----|----------------------|------|
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| VIH | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| liL | Low-level input current | $V_{CC} = MAX$ $V_{\parallel} = 0.4V$ | | 0.25 | mA |
| ЧH | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| - I _I | Maximum input current | $V_{CC} = MAX$ $V_{I} = 5.5V$ | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | | 0.5 | V |
| V _{ОН} | High-level output voltage | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 2.4 | | V |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| ¹ CC | Supply current | V _{CC} = MAX | | 60 100 | mA |

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

| SYMBOL | PARAMETER | TEST CONDITIONS | MILITARY | COMMERCIAL | UNIT |
|-----------------|----------------|------------------------|-------------|-------------|------|
| 011111012 | god en e | (See Test Load) | MIN TYP MAX | MIN TYP MAX | |
| | | C _I = 50 pF | | | |
| t _{PD} | Any input to Y | $R_1 = 560\Omega$ | 25 45 | 25 40 | ns |
| | | $R_2 = 1.1 k\Omega$ | a redució | | |

[†] All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$



Quad 4:1 Mux SN54/74LS453

Features/Benefits

- 24-pin SKINNYDIP™ saves space
- Twice the density of 74LS153
- Low current PNP inputs reduce loading


Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN74LS453 | JS | MIL |
| SN54LS453 | NS, JS | СОМ |

Description

The quad 4:1 Mux selects one of four inputs, C0 through C3, specified by two binary select inputs, A and B. The true data is output on Y. Propagation delays are the same for inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem pole drive standard.

Logic Symbol




Function Table

| | PUT LECT A L H L | OUTPUTS Y |
|---|---------------------------------|--------------|
| В | Α | |
| L | L | C0 |
| L | Н | C1 |
| Н | L . | C2 |
| Н | Н | C3 |

For supplementary information, see appendix, this section.

Quad 4:1 Mux



| Supply voltage $V_{\hbox{\footnotesize CC}}$. | | | | | | | | | | | | | | | | | | | | | 7V |
|--|----|------|------|------|---|---|------|---------|------|------|------|------|------|------|-------------|--------|-------------|-----|------|-----|------|
| Input voltage | | | | | | | | | | | | | | | | | . . | | | : | 5.5V |
| Off-state output voltag | jе | | | | | | | ٠,. | | | | | | | | ٠. | | | | ! | 5.5V |
| Storage temperature . | | | | | : | ٠ | | | | | | | | | . . | | 6 | 55° | to - | +15 | 0°C |

Operating Conditions

| SYMBOL | PARAMETER | MIN | NOM | | 1 | MMER(| | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|-------|------|------|
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| TA | Operating free-air temperature | -55 | | | 0 | | 75 | °C |
| T _C | Operating case temperature | | | 125 | | | | °C |

Electrical Characteristics Over Operating Conditions


| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | ТҮР ТМАХ | UNIT |
|-----------------|-------------------------------|---|-----|----------|------|
| V _{IL} | Low-level input voltage | | | 0.8 | ٧ |
| VIH | High-level input voltage | | 2 | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | | -1.5 | V |
| 1 _{IL} | Low-level input current | $V_{CC} = MAX$ $V_{I} = 0.4V$ | | 0.25 | mA |
| ΊΗ | High-level input current | $V_{CC} = MAX$ $V_{I} = 2.4V$ | | 25 | μΑ |
| 1, | Maximum input current | $V_{CC} = MAX$ $V_I = 5.5V$ | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | | 0.5 | V |
| V _{OH} | High-level output voltage | V_{CC} = MIN | 2.4 | | V |
| los | Output short-circuit current* | $V_{CC} = 5.0V$ $V_{O} = 0V$ | -30 | -130 | mA |
| ^I CC | Supply current | V _{CC} = MAX | | 60 100 | mA |

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

| SYMBOL | PARAMETER | TEST CONDITIONS | MILITARY | COMMERCIAL | UNIT |
|--------|----------------|------------------------|--|-------------|------|
| SIMBOL | FARMETER SESTE | (See Test Load) | MIN TYP MAX | MIN TYP MAX | ON |
| | | C _I = 50 pF | And the state of t | | |
| tPD | Any input to Y | $R_1 = 560\Omega$ | 25 45 | 25 40 | ns |
| | | $R_2 = 1.1k\Omega$ | | | |

 $[\]dagger$ All typical values are at V_{CC} = 5V, T_A = 25°C

Application



HMSI Appendix



```
PAL DESIGN SPECIFICATION
P8005 (74LS461)
                                          BIRKNER/KAZMI/BLASCO 02/10/81
8-BIT SYNCHRONOUS COUNTER
MMI SUNNYVALE, CALIFORNIA
CLK IO DO D1 D2 D3 D4 D5 D6 D7 I1 GND
/OC /CO Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 /CI VCC
/Q0 := /I1*/I0
                                          :CLEAR LSB
        IO * /Q0
    +
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D0
                                          ; LOAD DO (LSB)
    + I1* I0 * CI
                                          : COUNT
/Q1 := /I1*/I0
                                          :CLEAR
    + I0 * /Q1
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D1
                                          :LOAD D1
    + 11* I0 * CI*Q0
                                          ; COUNT
/Q2 := /Il*/IO
                                          ;CLEAR
    + I0 * /Q2
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D2
                                          :LOAD D2
       I1* I0 * CI*Q0*Q1
                                          ; COUNT
/Q3 := /I1*/I0
                                          ;CLEAR
        IO * /Q3
    +
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D3
                                          ;LOAD D3
       I1* I0 * CI*O0*O1*O2
                                          ; COUNT
/O4 := /I1*/IO
                                          :CLEAR
        IO * /Q4
    +
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D4
                                          ; LOAD D4
    + I1* I0 * CI*Q0*Q1*Q2*Q3
                                          ; COUNT
/Q5 := /Il*/IO
                                          :CLEAR
    + I0 * /Q5
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D5
                                          ;LOAD D5
    + I1* I0 * CI*Q0*Q1*Q2*Q3*Q4
                                          ; COUNT
/Q6 := /Il*/IO
                                          ;CLEAR
        IO * /Q6
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D6
                                          :LOAD D6
    + I1* I0 * CI*Q0*Q1*Q2*Q3*Q4*Q5
                                          ; COUNT
/Q7 := /I1*/I0
                                          ;CLEAR MSB
           IO * /Q7
    +
                                          ; COUNT/HOLD
    :+: I1*/I0 * /D7
                                          ;LOAD D7 (MSB)
    + I1* I0 * CI*Q0*Q1*Q2*Q3*Q4*Q5*Q6
                                         COUNT
IF (VCC) CO = CI*Q0*Q1*Q2*Q3*Q4*Q5*Q6*Q7; CARRY OUT
```

PAL20X8

CLK /OC I1 I0 D7 D6 D5 D4 D3 D2 D1 D0 /CI /CO Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

| ; | | | | -INPUT | | | -OUTPUT- | |
|---------|--------|--------|--------------|------------------|-----|--------|----------------------|-------------------------------------|
| ; CON'I | ROL | INS | TR | DDDDDDDD | CA | RRY | QQQQQQQQ | COMMENTS |
| ;CLK | /oc | Il | 10 | 76543210 | /CI | /co | 76543210 | (HEX VALUES) |
| С | L | H | L | LLLLLLH | X | H | LLLLLLLH | LOAD (01) |
| C | L | H | H | XXXXXXX | L | H | LLLLLHL | INCREMENT |
| C | L | Ħ | \mathbf{L} | LLLLLHH | X | H | LLLLLHH | LOAD (03) |
| C | L | H | H | XXXXXXX | L | H | LLLLLHLL | INCREMENT |
| С | L | H | L | LLLLHHH | X | H | LLLLHHH | LOAD (07) |
| C | L | H | H | XXXXXXX | L | H | LLLLHLLL | INCREMENT |
| C | L | H | L | LLLLHHHH | X | H | LLLLHHHH | LOAD (OF) |
| C | L | H | H | XXXXXXX | L | H | LLLHLLLL | INCREMENT |
| C | L | H | L | LLLHHHHH | X | H | LLLHHHHH | LOAD (1F) |
| C | L | H | H | XXXXXXX | L | H | LLHLLLLL | INCREMENT |
| C | L | H | L | LLHHHHHH | х | H | LLHHHHHH | LOAD (3F) |
| С | L | H | H | XXXXXXX | L | H | LHLLLLLL | INCREMENT |
| C | L | H | L | L HHHHHHH | X | H | L HHHHHHH | LOAD (7F) |
| C | L | H | H | XXXXXXX | L | H | HLLLLLLL | INCREMENT |
| С | L | H | L | ннннннн | L | L | нининнин | LOAD (FF) |
| С | L | н | H | XXXXXXX | L | H | LLLLLLL | INCREMENT (ROLL OVER) |
| С | L | H | L | ннининн | L | L | нининин | LOAD (FF) |
| С | L | н | L | ннининнь | X | H | нниннинц | LOAD (FE) |
| C | L | н | L | ннинницн | X | н | нннннн | LOAD (FD) |
| C | L | | L | нниницин | X | H | нинингин | LOAD (FB) |
| C | L | H | L | нннигнин | X | H | ниницини | LOAD (F7) |
| C | L | H | L | нингинин | X | H | ннитнин | LOAD (EF) |
| C | L | H | L | нигнинн | X | H | ннгнинн | LOAD (DF) |
| Č | L | H | L | нгниннин | X | H | нгниннин | LOAD (BF) |
| c | L | H | L | L ННННННН | X | H | L HНННННН | LOAD (7F) |
| č | L | Ħ | L | нинининн | L | L | нининин | LOAD (FF) |
| C | L | L | L | XXXXXXXX | X | H | LLLLLLL | CLEAR |
| Ċ | L | H | H | xxxxxxx | L | H | LLLLLLH | |
| C | L | H | H | XXXXXXXX | L | H | LLLLLLHL | INCREMENT TO (02) |
| Č | L | H | H | XXXXXXXX | L | H | LLLLLLHH | INCREMENT TO (03) |
| Č | L | H | H | xxxxxxx | L | H | LLLLLHLL | INCREMENT TO (04) |
| C | L | H | H | XXXXXXXX | L | H | LLLLLHLH | INCREMENT TO (05) |
| Č | L | H | H | XXXXXXXX | L | H | LLLLLHHL | INCREMENT TO (06) |
| C | L | H | H | XXXXXXXX | L | H | LLLLLHHH | INCREMENT TO (07) |
| C | L | H | H | XXXXXXXX | L | H | LLLLHLLL | INCREMENT TO (08) |
| C | L | H | H | XXXXXXXX | L | H | LLLLHLHH | INCREMENT TO (09) |
| C | L | H | H | XXXXXXXX | L | H | | INCREMENT TO (0A) |
| C | L | H | Н | XXXXXXXX | P. | H | LLLLHHLL LLLLHHLH | INCREMENT TO (UA) INCREMENT TO (UB) |
| C | L | H | H | XXXXXXXX | L | H | LLLLHHHL | INCREMENT TO (OC) |
| C | L | H | L | ниннинн | X | H | | |
| C | r r | H | Н | XXXXXXXX | | n L | нининны | LOAD (FE) |
| C | L | H | H | | L | | нининин | INCREMENT TO (FF) /CO=L |
| C | r r | n L | H | XXXXXXX | | H | нниннин | CI INHIBITS COUNT AND CO |
| C | | | н | LLLLLLL | L | L | нинининн | HOLD SEL INHIBITS COUNT ONLY |
| X | L | H | | нининин | L | H | LLLLLLL | INCREMENT TO (00) |
| A | H | X | X | XXXXXXX | X | Х | ZZZZZZZZ | TEST HI-Z |


DESCRIPTION

THIS IS AN 8-BIT SYNCHRONOUS COUNTER WITH PARALLEL LOAD, CLEAR, AND HOLD CAPABILITY. THE LOAD OPERATION LOADS THE INPUTS (D7-D0) INTO THE OUTPUT REGISTER (Q7-Q0). THE CLEAR OPERATION RESETS THE OUTPUT REGISTER TO ALL LOWS. THE HOLD OPERATION HOLDS THE PREVIOUS VALUE REGARDLESS OF CLOCK TRANSITIONS. THE INCREMENT OPERATION ADDS ONE TO THE OUTPUT REGISTER WHEN THE CARRY-IN IS TRUE (/CI=L), OTHERWISE THE OPERATION IS A HOLD. THE CARRY-OUT (/CO) IS TRUE (/CO=L) WHEN THE OUTPUT REGISTER (Q7-Q0) IS ALL HIGHS, OTHERWISE FALSE (/CO=H).

THESE OPERATIONS ARE EXERCISED IN THE FUNCTION TABLE AND SUMMARIZED IN THE OPERATIONS TABLE:

| /oc | CLK | Il. | 10 | /CI | D7-D0 Q7-Q0 | OPERATION |
|-----|-----|-----|----|-----|-------------|-----------|
| H | X | X | X | X | X Z | HI-Z |
| L | C | L | L | X | XL | CLEAR |
| L | С | L | H | X | X Q | HOLD |
| L | С | H | L | X | D D | LOAD |
| L | С | H | H | H | X Q | HOLD |
| L | С | H | H | L | X Q PLUS 1 | INCREMENT |

TWO OR MORE 8-BIT COUNTERS MAY BE CASCADED TO PROVIDE LARGER COUNTERS. THE OPERATION CODES WERE CHOSEN SUCH THAT WHEN I1 IS HIGH, IO MAY BE USED TO SELECT BETWEEN LOAD AND INCREMENT AS IN A PROGRAM COUNTER (JUMP/INCREMENT). ALSO, CARRY-OUT (/CO) AND CARRY-IN (/CI) ARE LOCATED ON PINS 14 AND 23 RESPECTIVELY, WHICH PROVIDES FOR CONVENIENT INTERCONNECTIONS WHEN TWO OR MORE 8-BIT COUNTERS ARE CASCADED TO IMPLEMENT LARGER COUNTERS.



8-BIT SYNCHRONOUS COUNTER

- 1 C0100000001X0HLLLLLLLX1
- 2 Clxxxxxxxxxxxx1x0HLLLLLHL01
- 3 C0110000001X0HLLLLLHHX1
- 4 Clxxxxxxx1x0HLLLLHLL01
- 5 C0111000001X0HLLLLHHHX1
- 6 C1XXXXXXXX1X0HLLLHLLL01
- CINAMAMATAUMBEREE
- 7 C0111100001X0HLLLHHHHHX1
- 8 Clxxxxxxxxxxnx0HLLLHLLLL01
- 9 C0111110001X0HLLLHHHHHX1
- 10 Clxxxxxxxxxx1x0HLLHLLLL01
- 11 C0111111001X0HLLHHHHHHX1
- 12 ClxxxxxxxxxxxntohLhLLLLL01
- 13 C0111111101X0HLHHHHHHHX1
- 14 Clxxxxxxxxxxxn0HHLLLLLL01
- 15 C01111111111X0LHHHHHHHHH01 16 C1XXXXXXXX1X0HLLLLLLL01
- 17 C01111111111X0LHHHHHHHHH01
- r) Collititititivoruuuuuuuuu
- 18 С00111111111X0НННННННКХ1
- 19 С01011111111X0ННННННН
- 20 C0110111111X0HHHHHHHHHX1 21 C01110111111X0HHHHHHHX1
- 22 С01111011111X0ННННЬНННХ1
- 23 С0111110111х0ннныннх1
- 24 C0111111011X0HHLHHHHHHX1
- 25 C0111111101X0HLHHHHHHHX1
- 25 COLLITITION ON THE HUMAN
- 26 С01111111111X0LНННННННО1
- 27 COXXXXXXXXXXOXOHLLLLLLX1
- 28 Clxxxxxxxxxxxnt0HLLLLLLH01
- 29 Clxxxxxxxxxxxnt0HLLLLLHL01
- 30 Clxxxxxxxxxxxnv0HLLLLLHH01
- 31 Clxxxxxxxx1x0HLLLLHLL01
- 32 C1XXXXXXXXXX0HLLLLHLH01
- 33 ClxxxxxxxxxxnnHLLLLHHL01
- 34 Clxxxxxxxxxxxnx0HLLLLHHH01
- 35 Clxxxxxxxxxxx1x0HLLLHLLL01
- 36 Clxxxxxxxxxxxntohlllhlhh01
- 37 Clxxxxxxxxxx1x0HLLLHHLL01
- 38 C1XXXXXXXX1X0HLLLHHLH01
 39 C1XXXXXXXXX1X0HLLLHHHL01
- 40 C00111111111X0HHHHHHHHLX1
- 41 Clxxxxxxxx1x0LHHHHHHHH01
- 42 Clxxxxxxxxxxx1x0HHHHHHHHH11
- 43 С10000000000Х0LННННННН101
- 44 C11111111111X0HLLLLLLL01
- 45 XXXXXXXXXXXXXXXZZZZZZZX1

PASS SIMULATION

8-BIT SYNCHRONOUS COUNTER


```
11 1111 1111 2222 2222 2233 3333 3333 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789
```

```
8 -X-- ---- -X-- /I1*/I0
9 X--- --X ---- 10*/00
10 -X-- -X-- ---- ---- X--- I1*/I0*/D0
11 X--X ---- X--- I1*I0*CI
16 -X-- --- -X-- /I1*/I0
17 X--- --- 10*/Q1
18 -X-- ---- X--- ---- ---- X--- I1*/I0*/D1
19 X--X --X --X ---- 11*10*CI*00
24 -X-- --- -X-- /I1*/I0
25 X--- --- I0*/Q2
26 -X-- ---- X-- --- -X-- --- X--- I1*/I0*/D2
27 X--X --X- --X- --X- ---- ---- ---- X--- I1*I0*CI*O0*O1
32 -X-- --- -X-- /I1*/I0
33 X--- --- 10*/03
34 -X-- ---- X--- -X-- ---- X--- I1*/I0*/D3
40 -X-- --- -X-- /I1*/I0
41 X--- --- I0*/Q4
42 -X-- --- X--- I1*/I0*/D4
43 X--X --X- --X- --X- --X- ---- ---- X--- I1*I0*CI*Q0*Q1*Q2*Q3
48 -X-- --- -X-- /I1*/I0
49 X--- --- I0*/05
50 -X-- --- X--- I1*/I0*/D5
56 -X-- --- -X-- /Il*/IO
57 X--- --- I0*/Q6
58 -X-- ---- X--- 11*/I0*/D6
64 -X-- --- -X-- /I1*/I0
65 X--- --- 10*/07
66 -X-- ---- ---- ---- ---- ---- -X-- X--- I1*/I0*/D7
LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)
```

NUMBER OF FUSES BLOW = 1243

8-Bit Synchronous Counter

Logic Diagram PAL20X8



PAL DESIGN SPECIFICATION UDI GORDON 02/20/81

| /Q7 | := /I1*/I0*/Q7 | ; HOLD Q7 |
|------|---------------------|---------------------|
| | + /I1* I0*/RILO | ;SHIFT RIGHT |
| | :+: I1*/I0*/Q6 | ;SHIFT LEFT |
| | + I1* I0*/D7 | ;LOAD D7 |
| 100 | (71+ (70+ (06 | |
| / Q6 | := /11*/10*/Q6 | ; HOLD Q6 |
| | + /I1* I0*/Q7 | ;SHIFT RIGHT |
| | :+: I1*/I0*/Q5 | ;SHIFT LEFT |
| | + I1* I0*/D6 | ;LOAD D6 |
| /05 | := /I1*/I0*/Q5 | ; HOLD Q5 |
| - | + /I1* I0*/Q6 | ; SHIFT RIGHT |
| | :+: I1*/I0*/Q4 | ;SHIFT LEFT |
| | + I1* I0*/D5 | ;LOAD D5 |
| /04 | := /I1*/I0*/Q4 | ;HOLD Q4 |
| / 24 | + /I1* I0*/Q5 | |
| | :+: I1*/I0*/Q3 | ;SHIFT RIGHT |
| | + I1* I0*/D4 | ;SHIFT LEFT |
| | + 11- 10-/04 | ;LOAD D4 |
| /Q3 | := /I1*/I0*/Q3 | ; HOLD Q3 |
| | + /I1* I0*/Q4 | ;SHIFT RIGHT |
| | :+: I1*/I0*/Q2 | ;SHIFT LEFT |
| | + I1* I0*/D3 | ;LOAD D3 |
| /02 | := /I1*/I0*/O2 | ; HOLD Q2 |
| / 2- | + /11* 10*/Q3 | ;SHIFT RIGHT |
| | :+: I1*/I0*/Q1 | ;SHIFT LEFT |
| | + I1* I0*/D2 | ;LOAD D2 |
| | | , HORD DZ |
| /Q1 | := /I1*/I0*/Q1 | ;HOLD Ql |
| | + /I1* I0*/Q2 | ;SHIFT RIGHT |
| | :+: I1*/I0*/Q0 | ;SHIFT LEFT |
| | + I1* I0*/D1 | ;LOAD D1 |
| /Q0 | := /I1*/I0*/Q0 | ; HOLD Q0 |
| | + /I1* I0*/Q1 | ;SHIFT RIGHT |
| | :+: I1*/I0*/LIRO | ;SHIFT LEFT |
| | + I1* I0*/D0 | ;LOAD DO |
| | | |
| IF (| /I1*I0) /LIRO = /Q0 | ; LEFT IN RIGHT OUT |
| IF(| I1*/I0) /RILO = /Q7 | ; RIGHT IN LEFT OUT |
| • | | |

I1 I0 D7 D6 D5 D4 D3 D2 D1 D0 CLK /OC RILO LIRO Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

| ; . T.Y.G.M. | DATA IN | OT 77 | /00 | DITO | T TDO | Q OUT | COMMENTS |
|-----------------|---------|-------|-----|------|--------------|------------------|--------------------|
| TINST | D/00 | CLK | /00 | KITO | LIKO | Q7Q0 | COMMENTS |
| нн | LLLLLLL | С | L | Z | Z | LLLLLLL | LOAD ZEROS |
| LL | XXXXXXX | C | L | Z | \mathbf{z} | LLLLLLL | HOLD |
| HL | XXXXXXX | С | L | L | H | LLLLLLH | SHIFT LEFT IN A H |
| \mathtt{HL} | XXXXXXX | С | L | L | L | LLLLLHL | SHIFT LEFT IN A L |
| HL | XXXXXXX | С | L | L | L | LLLLLHLL | SHIFT LEFT IN A L |
| HL | XXXXXXX | C | L | L | L | LLLLHLLL | SHIFT LEFT IN A L |
| $_{ m HL}$ | XXXXXXX | С | L' | L | L | LLLHLLLL | SHIFT LEFT IN A L |
| HL | XXXXXXX | C | L | L | L | LLHLLLLL | SHIFT LEFT IN A L |
| HL | XXXXXXX | C | L | L | L | LHLLLLL | SHIFT LEFT IN A L |
| HL | XXXXXXX | C | L | H | L | HLLLLLLL | SHIFT LEFT IN A L |
| HL | XXXXXXX | C | L | L | L | LLLLLLL | SHIFT LEFT IN A L |
| LL | XXXXXXX | X | H | Z | Z | ZZZZZZZZ | TEST HI-Z |
| HH | ннннннн | C | L | Z | Z | нининнин | LOAD ONES |
| LL | XXXXXXX | C | L | Z | Z | ннннннн | HOLD |
| LH | XXXXXXX | С | L | L | Ħ | L ННННННН | SHIFT RIGHT IN A L |
| LH | XXXXXXX | С | L | H | H | нгниннин | SHIFT RIGHT IN A H |
| LH | XXXXXXX | C | L | H | H | ннгнннн | SHIFT RIGHT IN A H |
| LH | XXXXXXX | C | L | H | H | HHHLHHHH | SHIFT RIGHT IN A H |
| LH | XXXXXXX | С | L | H | H | нинитин | SHIFT RIGHT IN A H |
| LH | XXXXXXX | C | L | H | H | НИНННІНН | SHIFT RIGHT IN A H |
| LH | XXXXXXX | C | L | H | H | нининин | SHIFT RIGHT IN A H |
| LH | XXXXXXX | С | L | H | L | ннинний | SHIFT RIGHT IN A H |
| LH | XXXXXXX | C | L | H | H | нниннинн | SHIFT RIGHT IN A H |
| LL | xxxxxxx | X | H | Z | Z | ZZZZZZZZ | TEST HI-Z |

DESCRIPTION

THIS PAL IS AN 8-BIT SHIFT REGISTER WITH PARALLEL LOAD AND HOLD CAPABILITY.
TWO FUNCTION SELECT INPUTS (10,11) PROVIDE ONE OF FOUR OPERATIONS WHICH OCCUR
SYNCHRONOUSLY ON THE RISING EDGE OF THE CLOCK (CLK). THESE OPERATIONS ARE:

| OC CTK | | Il | IO D7-D0 Q7-Q0 | OPERATION | | |
|--------|---|----|----------------|-------------|--|--|
| H | x | Х | X X Z | HI-Z | | |
| L | C | L | L X L | HOLD | | |
| L | C | L | H X SR(Q) | SHIFT RIGHT | | |
| L | C | H | L X SL(Q) | SHIFT LEFT | | |
| L | С | H | H D D | LOAD | | |

TWO OR MORE 8-BIT SHIFT REGISTERS MAY BE CASCADED TO PROVIDE LARGER SHIFT REGISTERS. RILO AND LIRO ARE LOCATED ON PINS 14 AND 23 RESPECTIVELY, WHICH PROVIDES FOR CONVENIENT INTERCONNECTIONS WHEN TWO OR MORE 8-BIT SHIFT REGISTERS ARE CASCADED TO IMPLEMENT LARGER SHIFT REGISTERS.


8-BIT SHIFT REGISTER, PARALLEL IN/OUT

```
11 1111 1111 2222 2222 2233 3333 3333
 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789
0 X--- --- -X-- /II*I0
1 ---- /Q0
8 -X-- ---X ---- ---- ---- -X-- /I1*/I0*/00
9 X--- --- -X --- --- --- --- /I1*I0*/01
10 -X-X ---- X--- I1*/I0*/LIRO
11 X--- -X-- --- 11*10*/D0
16 -X-- ---- -X ---- ---- ---- -X-- /I1*/I0*/O1
17 X--- --- -X --- --- --- -X-- /I1*10*/Q2
18 -X-- ---X ---- --- --- --- X--- I1*/I0*/00
19 X--- --- X-- --- I1*I0*/D1
24 -X-- --- -X --- --- --- -X-- /I1*/I0*/Q2
25 X--- --- -X --- -X --- -X --- -X- /I1*I0*/03
26 -X-- ---- X--- --- --- X--- I1*/I0*/O1
27 X--- --- X--- I1*10*/D2
32 -X-- ---- --- --- /11*/10*/03
33 X--- --- -X --- -X --- -X --- -X -11*10*/04
34 -X-- ---- X--- --- X--- I1*/I0*/02
35 X--- --- X--- -X-- --- X--- I1*10*/D3
40 -X-- --- -X-- /I1*/I0*/O4
41 X--- --- -X ---- -X ---- -X -11*10*/Q5
42 -X-- ---- X--- --- X--- I1*/I0*/Q3
43 X--- --- X--- I1*I0*/D4
48 -X-- --- --- --- --- --- --- /11*/10*/Q5
49 X--- --- --- --- --- /11*10*/06
50 -X-- --- X--- I1*/I0*/O4
51 X--- --- X--- I1*10*/D5
56 -X-- ---- ---- ---- /I1*/I0*/Q6
57 X--- --- /I1*I0*/Q7
58 -X-- ---- X--- I1*/I0*/05
59 X--- --- X--- I1*I0*/D6
64 -x-- --- /I1*/I0*/Q7
65 X--- --- -X-X /I1*I0*/RILO
67 X--- --- -X-- X--- I1*10*/D7
72 -X-- --- X--- I1*/I0
73 ---- /Q7
LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)
```

NUMBER OF FUSES BLOW = 1338

8-bit Shift Register, Parallel In/Out

Logic Diagram PAL20X8



PAL20X8 74LS380 PAL DESIGN SPECIFICATION BIRKNER/KAZMI/BLASCO 02/16/81

MULTIFUNCTION OCTAL REGISTER MMI SUNNYVALE, CALIFORNIA

CLK /LD D0 D1 D2 D3 D4 D5 D6 D7 POL GND /OC /PR Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 /CLR VCC

/Q0 := CLR

+ /CLR*/PR*/LD*/Q0

:+': /CLR*/PR* LD* POL*/D0

+ /CLR*/PR* LD*/POL* DO

/Q1 := CLR

+ /CLR*/PR*/LD*/Q1

:+: /CLR*/PR* LD* POL*/Dl

+ /CLR*/PR* LD*/POL* D1

/02 := CLR

+ /CLR*/PR*/LD*/O2

:+: /CLR*/PR* LD* POL*/D2

+ /CLR*/PR* LD*/POL* D2

/03 := CLR

+ /CLR*/PR*/LD*/03

:+: /CLR*/PR* LD* POL*/D3

+ /CLR*/PR* LD*/POL* D3

/Q4 := CLR

+ /CLR*/PR*/LD*/Q4

:+: /CLR*/PR* LD* POL*/D4

+ /CLR*/PR* LD*/POL* D4

/05 := CLR

+ /CLR*/PR*/LD*/05

:+: /CLR*/PR* LD* POL*/D5

+ /CLR*/PR* LD*/POL* D5

/Q6 := CLR

+ /CLR*/PR*/LD*/Q6

:+: /CLR*/PR* LD* POL*/D6

+ /CLR*/PR* LD*/POL* D6

/07 := CLR

+ /CLR*/PR*/LD*/Q7

:+: /CLR*/PR* LD* POL*/D7

+ /CLR*/PR* LD*/POL* D7

;CLEAR

; HOLD

; LOAD DO (TRUE)

;LOAD /DO (COMP)

;CLEAR

; HOLD

; LOAD D1 (TRUE)

;LOAD /Dl (COMP)

;CLEAR

; HOLD

; LOAD D2 (TRUE)

;LOAD /D2 (COMP)

;CLEAR

; HOLD

; LOAD D3 (TRUE)

;LOAD /D3 (COMP)

;CLEAR

; HOLD

; LOAD D4 (TRUE)

;LOAD /D4 (COMP)

;CLEAR

; HOLD

; LOAD D5 (TRUE)

;LOAD /D5 (COMP)

;CLEAR

; HOLD

; LOAD D6 (TRUE)

;LOAD /D6 (COMP)

;CLEAR

; HOLD

; LOAD D7 (TRUE)

;LOAD /D7 (COMP)

D7 D6 D5 D4 D3 D2 D1 D0 /CLR /PR /LD POL CLK /OC Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

| ; INPUTS | | | | CONTI | ROL | 42 - | | OUTPUTS | COMM | ENTS | |
|-------------|----|-------|-----|-------|-----|------|--------------------------|-------------------|-----------------------|-----------|--|
| ; D7D0 | , | /CLR | /PR | | | | | | | | |
| ;CLEAR AND | PI | RESET | TE | TS | | | | | | | |
| нининин | | L | L | L | H | С | L | LLLLLLL | CLEA | R (OVERR | IDES PRESET/LOAD) |
| LLLLLLLL | | H | L | L | Н | c | L | ннннннн | | | RIDES LOAD) |
| LLLLLLLL | | L | L | L | L | С | L | LLLLLLL | | R (POL=L | |
| ннннннн | | Н | L | L | L | C | L | ннннннн | | ET (POL= | |
| ; LOAD DATA | | | | | | | E DAT | | | | |
| нннннны | | H | Н | L | H | С | L | HHHHHHHL | LOAD | HEX (FE) | |
| нниннин | | Н | Н | L | н | c | · L | ннинннын | | HEX (FD) | |
| нннннгнн | | H | Н | L | H | C | L | ннннньнн | | HEX (FB) | |
| ннннгннн | | Н | Н | L | H | C | L | ннннгннн | | HEX(F7) | |
| нннгнннн | | Н | Н | L | H | Č | L | нннгнннн | | HEX (EF) | |
| ннгннннн | | Н | Н | L | H | C | L | ннцннннн | | HEX (DF) | |
| нгннннн | | Н | Н | L | Н | c | L | нгнинин | | HEX (BF) | |
| LННННННН | | н | Н | L | H | Č | L | L HННННН | | HEX(7F) | |
| ннннннн | | H | н | L. | Н | Ċ | L | ннннннн | | HEX (FF) | |
| ; LOAD DATA | _ | | | | | - | DATA) | | | | |
| LLLLLLLH | | Н | Н | L | H | c | L L | LLLLLLH | TOAD | HEX (01) | |
| LLLLLLHL | | H | H | L | Н | č | L | LLLLLLHL | | HEX (02) | |
| LLLLLHLL | | H | Н | L | Н | C | L | LLLLLHLL | | HEX (04) | |
| LLLLHLLL | | H | H | L | H | C | L | LLLLHLLL | | HEX (08) | |
| LLLHLLLL | | H | н | L | H | Č | L | LLLHLLLL | | HEX (10) | |
| LLHLLLLL | | H | H | L | Н | c | Ĺ | LLHLLLLL | and the second second | HEX (20) | |
| LHLLLLLL | | H | н | L | H | c | Ĺ | LHLLLLLL | | HEX (40) | |
| HLLLLLLL | | H | H | L | H | c | L | HLLLLLLL | | HEX (80) | |
| LLLLLLLL | | H | H | Ĺ | Н | C | Ĺ | LLLLLLLL | | HEX (00) | |
| ; LOAD DATA | _ | | | | | | - 1 - 1 - TO - 1 - 1 - 1 | | | | |
| LLLLLLL | | Н | Н | H | L | C | L | LLLLLLLL | HOLD | | |
| LLLLLLLL | | H | н | L | L | c | L | нининин | | HEX(00) | (COMP) |
| LLLLLLLL | | H | H | H | H | Č | L | ннннннн | HOLD | | |
| LLLLLLLH | | H | H | L | L | c | ĩ. | ннинннг | | HEX(01) | (COMP) |
| LLLLLLLL | | н | H | H | L | c | L | нниннны | HOLD | | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ |
| LLLLLLHL | | н | H | L | L | C | L | нининнги | | HEX(02) | (COMP) |
| нинининн | | H | Н | H | Н | C | L | нининнги | HOLD | IIIA (UZ) | (COPIE) |
| LLLLLHLL | | H | н | L | L | c | L | нинингин | | HEX (04) | (COMP) |
| LLLLLLLL | | H | H | H | L | c | L | нинници | HOLD | HEA (O4) | (COMP) |
| LLLLHLLL | | H | H | L | L | C | L | ниннгинн | | HEX(80) | (COMP) |
| ннининн | | H | H | H | н | С | L | нинигин | HOLD | IIIA(00) | (Colif) |
| LLLHLLLL | | H | H | L | L | c | L | нингини | | HEX(10) | (COMP) |
| LLLLLLLL | | H | H | Н | L | C | L | HHHLHHHH | HOLD | THA (IU) | (COFIL) |
| LLHLLLLL | | H | H | L | L | С | L | нигинин | | HEX(20) | (COMP) |
| нинининн | | H | н | Н | Н | c | L | нисинин | HOLD | 11DA (20) | (COPIE) |
| LHLLLLLL | | H | H | L | L | c | L | нгиннин | | HEX (40) | (COMP) |
| LLLLLLLL | | H | H | H | L | c | L | ненинин | HOLD | n(40) | |
| HLLLLLLL | | H | H | L | L | c | Ĺ | СИНИНИНИ | | HEX (80) | (COMP) |
| ннннннн | | H | H | H | Н | c | L | Г ИННИННИН | HOLD | | (COM) |
| LLLLLLLL | | H | H | L | L | c | | нининин | | HEX(00) | (COMP) |
| XXXXXXXX | | X | X | X | X | x | H | ZZZZZZZZ | | HI-Z | |
| | | | | | | | | | | | <u> </u> |

DESCRIPTION


THIS IS AN 8-BIT SYNCHRONOUS REGISTER WITH PARALLEL LOAD, LOAD COMPLIMENT, PRESET, CLEAR, AND HOLD CAPABILITIES. FOUR CONTROL INPUTS (/LD,POL,/CLR,/PR) PROVIDE ONE OF FOUR OPERATIONS WHICH OCCUR SYNCHRONOUSLY WITH THE CLOCK (CLK).

THE LOAD OPERATION LOADS THE INPUTS (D7-D0) INTO THE OUTPUT REGISTER (Q7-Q0), WHEN POL=H OR LOADS THE COMPLIMENT OF THE INPUTS WHEN POL=L. THE CLEAR (/CLR) OPERATION RESETS THE OUTPUT REGISTERS TO ALL LOWS. THE PRESET (/PR) OPERATION PRESETS THE OUTPUT REGISTERS TO ALL HIGHS. THE HOLD OPERATION HOLDS THE PREVIOUS VALUE REGARDLESS OF CLOCK TRANSITIONS.

CLEAR OVERRIDES PRESET, PRESET OVERRIDES LOAD, AND LOAD OVERRIDES HOLD.

THESE OPERATIONS ARE EXERCISED IN THE FUNCTION TABLE AND SUMMARIZED IN THE OPERATIONS TABLE:

| /oc | CLK | /CLR | /PR | /LD POL D7-D0 Q7-Q0 | OPERATION |
|-----|-----|------|-----|---|-----------|
| н | х | х | х | X | HI-Z |
| L | С | L | X | $\mathbf{X} \subseteq \{\mathbf{X}^{-1}, \ldots, \mathbf{X}^{-1}\} \subseteq \mathbf{L}^{-1}$ | CLEAR |
| L | C | H | L | L X X H | PRESET |
| L | С | H | H | н х х о | HOLD |
| L | С | H | H | L same mange of each endings and | LOAD TRUE |
| L | С | H | H | , L (1) (2) (L (1) (1) (1) (1) (1) (1) (1) (1) | LOAD COMP |
| | | | | | |



esaenda - Loga Kega - Elega

AMMOSH COMPA

(Maria Barangan Bergarangan Kabupat Maria Kabupat Maria) (Maria) (Maria) (Maria) (Maria) (Maria) (Maria) (Maria

and the second of the second o

MULTIFUNCTION OCTAL REGISTER

- 1 C01111111111X00LLLLLLL01
- 2 C0000000001X00HHHHHHH11
- 3 C00000000000X00LLLLLLLL01
- 4 C01111111110X00HHHHHHHH111
- 5 C00111111111X01HHHHHHHL11
- 6 C01011111111X01HHHHHHLH11
- 7 C01101111111X01HHHHHHHHHHH
- 8 C01110111111X01HHHHLHHH11
- 9 C01111011111X01HHHLHHHH11
- 10 C0111110111X01HHLHHHHH11
- 11 C0111111011X01HT.HHHHHH111
- 12 C01111111101X01LHHHHHHHH11
- 14 C0100000001X01LLLLLLH11
- 15 C0010000001X01LLLLLLL11
- 16 C0001000001X01LLLLLHLL11
- 17 C0000100001X01LLLHLL11
- 18 C0000010001X01LLHLLLL11
- 20 C0000000101X01LHLLLLL11
- 21 C0000000011X01HLLLLLL11
- 22 C0000000001X01LLLLLL11
- 23 C10000000000X01LLLLLLL11
- 24 C0000000000X01HHHHHHHH11
- 25 С1000000001X01ННННННН11
- 26 С01000000000001ННННННЫ11
- 27 C1000000000X01HHHHHHHL11
- 28 С0010000000001ННННННЫ11
- 29 С111111111111X01НННННН111
- 30 C00010000000X01HHHHHLHH11
- 31 C1000000000X01HHHHHLHH11
- 32 C00001000000X01HHHHLHHH11
- 33 Cllllllllllx01HHHHLHHHll
- 34 C0000010000X01HHHLHHHH11
- 35 C10000000000X01HHHLHHHH11
- 36 C0000001000X01HHLHHHHH11
- 20 COOOOOOTOOOXOTUUFUUUTT
- 37 C11111111111X01HHLHHHHH11 38 C0000000100X01HLHHHHHH11
- 39 С1000000000001нг.нннннн11
- 23 CIGGOOGGOOGGITHTHHHHHH
- 40 C0000000010X01LHHHHHHHH11
- 42 С00000000000001НННННН11
- 43 XXXXXXXXXXXXXXXXZZZZZZZXX1

PASS SIMULATION

MULTIFUNCTION OCTAL REGISTER

11 1111 1111 2222 2222 2233 3333 3333 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789


| 8 | X | | | | | | | | | CLR |
|--|--|----|---|------|-----------------|-------------------|------------------|--------|--|--|
| | | | | | | | | | | /CLR*/PR*/LD*/Q0 |
| 10 | -XX- | -X | | | | | | | x-x- | /CLR*/PR*LD*POL*/D0 |
| | | | | | | | | | | /CLR*/PR*LD*/POL*D0 |
| | | | | | | | | | | in the second of |
| 16 | X | | | | | | | | | CLR |
| 17 | x-x- | | X | | | | | | X- | /CLR*/PR*/LD*/Q1 |
| | | | | | | | | | | /CLR*/PR*LD*POL*/D1 |
| | | | | | | | | | | /CLR*/PR*LD*/POL*D1 |
| | | | | | | | | | | |
| 24 | X | | | | | | | | | CLR |
| | | | | | | | | | | /CLR*/PR*/LD*/Q2 |
| | | | | | | | | | | /CLR*/PR*LD*POL*/D2 |
| | | | | | | | | | | /CLR*/PR*LD*/POL*D2 |
| | | | | | | | | | | ini isan bandara |
| 32 | x | | | | | | | | | CLR |
| | | | | | | | | | | /CLR*/PR*/LD*/Q3 |
| | | | | | | | | | | /CLR*/PR*LD*POL*/D3 |
| | | | | | | | | | | /CLR*/PR*LD*/POL*D3 |
| - | | | | | | | | | | |
| | | | | | | | | | | |
| 40 | X | | | | | | | | | CLR |
| | | | | | | | | | | |
| 41 | x-x- | | | | X | | | | x- | /CLR*/PR*/LD*/Q4 |
| 41 42 | x-x- -xx- | | | | x -x | | | | x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 |
| 41 42 | x-x- -xx- | | | | x -x | | | | x- x-x- | /CLR*/PR*/LD*/Q4 |
| 41 42 43 | x-x- -xx- | | | | x -x x | | | | x- -xx- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 |
| 41 42 43 | x -xx- | | | | x -x x | | | | x- -xx- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR |
| 41 42 43 48 49 | x-x- -xx- x x-x- | | | | x -x | x | | | x- x- x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 |
| 41 42 43 48 49 50 | x-x- -xx- x x-x- -xx- | | | | x -x x | x -x | | | x- x- x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 |
| 41 42 43 48 49 50 | x-x- -xx- x x-x- -xx- | | | | x -x x | x -x | | | x- x- x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 |
| 41 42 43 48 49 50 51 | x-x- -xx- x x-x- -xx- -xx- | | | | x -x x | x -x | | | x- x- x- x-x- x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*/POL*D5 |
| 41 42 43 48 49 50 51 | X-X- -XX- X X-X- -XX- XX- | | | | x -x | x -xx | | | x- x-x- x- x- x-x- xx- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 |
| 41 42 43 48 49 50 51 56 | x-x- -xx- x x-x- -xx- -xx- x x-x- | | | | x -x | x -x x | x | | x- x-x- x- x- x-x- x- x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 |
| 41 42 43 48 49 50 51 56 57 58 | X-X- -XX- X X-X- -XX- -XX- X X-X- -XX- | | | | x -x | x x -x | x x | | x- x-x- x- x-x- x- x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*/POL*D5 CLR /CLR*/PR*LD*/Q6 /CLR*/PR*/LD*/Q6 /CLR*/PR*LD*POL*/D6 |
| 41 42 43 48 49 50 51 56 57 58 | X-X- -XX- X X-X- -XX- -XX- X X-X- -XX- | | | | x -x | x x -x | x x | | x- x-x- x- x-x- x- x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 |
| 41 42 43 48 49 50 51 56 57 58 59 | x-x- -xx- x x-x- -xx- x x-x- -xx- -xx- | | | | x -x | x -xx -x | x -xx | | x- x-x- x- x-x- x- x- x-x- x- x-x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 /CLR*/PR*LD*POL*/D6 /CLR*/PR*LD*/POL*D6 |
| 41 42 43 48 49 50 51 56 57 58 59 | x-x- -xx- x x-x- -xx- -xx- x x | | | | x -x | x x -x | x x x | | x- x-x- x- x-x- x- x- x-x- x- x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 /CLR*/PR*LD*POL*/D6 /CLR*/PR*LD*/POL*D6 /CLR*/PR*LD*/POL*D6 |
| 41 42 43 48 49 50 51 56 57 58 59 64 65 | x-x- -xx- -xx- -xx- -xx- -xx- -xx- -xx | | | | x -x | x x -x | x x x | x | x- x-x- x- x-x- x- x- x-x- x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 /CLR*/PR*LD*POL*/D6 /CLR*/PR*LD*/POL*D6 /CLR*/PR*LD*/POL*D6 |
| 41 42 43 48 49 50 51 56 57 58 59 64 65 66 | x-x- -xx- -xx- -xx- -xx- -xx- -xx- -xx | | | | x -x | x x -x x | x x x | x x | x- x-x- x- x-x- x- x- x-x- x- x- x-x- | /CLR*/PR*/LD*/Q4 /CLR*/PR*LD*POL*/D4 /CLR*/PR*LD*/POL*D4 CLR /CLR*/PR*/LD*/Q5 /CLR*/PR*LD*POL*/D5 /CLR*/PR*LD*POL*D5 CLR /CLR*/PR*LD*/Q6 /CLR*/PR*LD*POL*/D6 /CLR*/PR*LD*/POL*D6 /CLR*/PR*LD*/POL*D6 |

LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)

NUMBER OF FUSES BLOW = 1160

Multifunction Octal Register

Logic Diagram PAL20X8



```
PAL20 X10
                                                        PAL DESIGN SPECIFICATION
74LS491
                                                           JOHN BIRKNER 04/01/81
10-BIT COUNTER
MMI SUNNYVALE, CALIFORNIA
CLK DO D1 D2-7 D8 D9 /LD /CNT /UP SET /CIN GND
/OC 09 08 07 06 05 04 03 02 01 00 VCC
/Q0 := /SET* LD*/D0
                                                                     ; LOAD DO
     + /SET*/LD*/Q0
                                                                     ; HOLD (LSB)
    :+: /SET*/LD* CNT* CIN* UP
                                                                     ; CARRY
     + /SET*/LD* CNT* CIN*/UP
                                                                     ; BORROW
/Q1 := /SET* LD*/D1
                                                                     ; LOAD Dl
       /SET*/LD*/Ql
                                                                     : HOLD
    :+: /SET*/LD* CNT* CIN* UP* Q0
                                                                     ; CARRY
     + /SET*/LD* CNT* CIN*/UP*/00
                                                                     ; BORROW
/02 := /SET* LD*/D2-7
                                                                     ;LOAD D2-7
     + /SET*/LD*/Q2
                                                                     ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* 00* 01
                                                                     ; CARRY
     + /SET*/LD* CNT* CIN*/UP*/00*/01
                                                                      ; BORROW
/Q3 := /SET* LD*/D2-7
                                                                     ;LOAD D2-7
     + /SET*/LD*/Q3
                                                                     ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* 00* 01* 02
                                                                     ; CARRY
        /SET*/LD* CNT* CIN*/UP*/00*/01*/02
                                                                      ; BORROW
/Q4 := /SET* LD*/D2-7
                                                                      ;LOAD D2-7
                                                                      ; HOLD
     + /SET*/LD*/Q4
    :+: /SET*/LD* CNT* CIN* UP* Q0* Q1* Q2* Q3
                                                                     ; CARRY
       /SET*/LD* CNT* CIN*/UP*/00*/01*/02*/03
                                                                      ; BORROW
/05 := /SET* LD*/D2-7
                                                                     ;LOAD D2-7
     + /SET*/LD*/05
                                                                     ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* 00* 01* 02* 03* 04
                                                                     :CARRY
        /SET*/LD* CNT* CIN*/UP*/Q0*/Q1*/Q2*/Q3*/Q4
                                                                      ; BORROW
/Q6 := /SET* LD*/D2-7
                                                                     ;LOAD D2-7
     + /SET*/LD*/06
                                                                     ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* Q0* Q1* Q2* Q3* Q4* Q5
                                                                     ; CARRY
     + /SET*/LD* CNT* CIN*/UP*/00*/01*/02*/03*/04*/05
                                                                     ; BORROW
/07 := /SET* LD*/D2-7
                                                                     ;LOAD D2-7
     + /SET*/LD*/07
                                                                      ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* Q0* Q1* Q2* Q3* Q4* Q5* Q6
                                                                     ; CARRY
     + /SET*/LD* CNT* CIN*/UP*/Q0*/Q1*/Q2*/Q3*/Q4*/Q5*/Q6
                                                                      ; BORROW
/Q8 := /SET* LD*/D8
                                                                     ; LOAD D8
     + /SET*/LD*/08
                                                                      ; HOLD
    :+: /SET*/LD* CNT* CIN* UP* 00* 01* 02* 03* 04* 05* 06* 07
                                                                      ; CARRY
     + /SET*/LD* CNT* CIN*/UP*/Q0*/Q1*/Q2*/Q3*/Q4*/Q5*/Q6*/Q7
                                                                      ; BORROW
/Q9 := /SET* LD*/D9
                                                                      ; LOAD D9
     + /SET*/LD*/Q9
                                                                      ; HOLD (MSB)
    :+: /SET*/LD* CNT* CIN* UP* Q0* Q1* Q2* Q3* Q4* Q5* Q6* Q7* Q8 ;CARRY
     + /SET*/LD* CNT* CIN*/UP*/Q0*/Q1*/Q2*/Q3*/Q4*/Q5*/Q6*/Q7*/Q8 ;BORROW
```

CLK /OC SET /LD /CNT /CIN /UP D9 D8 D2-7 D1 D0 Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0

| ; // | | | |
|----------------|-----------|------------|---------------------------------------|
| ;C / S / C C / | -DATA IN- | -DATA OUT- | |
| ;LOELNIU | DD D DD | QQQQQQQQQQ | |
| KCTDTNP | 98 2-7 10 | 9876543210 | COMMENT |
| | | | |
| сгнхххх | XX X XX | нниннинн | SET |
| CLLLXXX | LL L LL | LLLLLLLLLL | CLEAR |
| CLLLXXX | нн н нн | ннининнин | SET |
| CLLHHXX | XX X XX | нинининин | HOLD |
| CLLLXXX | LL L LL | LLLLLLLLLL | CLEAR |
| CLLHHXX | XX X XX | LLLLLLLLL | HOLD |
| CLLHLHX | XX X XX | LLLLLLLLL | HOLD |
| CLLHLLL | XX X XX | LLLLLLLLH | COUNT UP (NOTE 5 CNTRLS LOW NEAR GND) |
| CLLHLLL | XX X XX | LLLLLLLLHL | COUNT UP |
| CLLHLLL | XX X XX | LLLLLLLHH | COUNT UP |
| CLLHLLH | xx x xx | LLLLLLLHL | COUNT DOWN |
| CLLHLLH | xx x xx | LLLLLLLLH | COUNT DOWN |
| CLLHLLH | xx x xx | LLLLLLLLL | COUNT DOWN |
| CLLHLLH | xx x xx | ннининнин | COUNT DOWN (ROLL OVER) |
| CLLHLLH | XX X XX | нинининн | COUNT DOWN |
| XHXXXXX | XX X XX | ZZZZZZZZZZ | TEST HI-Z |
| | | | |

DESCRIPTION

THE 10-BIT COUNTER CAN COUNT UP, COUNT DOWN, SET, AND LOAD 2 LSB'S (D0,D1), 2 MSB'S (D8,D9) AND 6 MIDDLE BITS (D2-7) HIGH OR LOW AS A GROUP.

SET OVERRIDES LOAD (/LD), COUNT (/CNT), AND HOLD. LOAD OVERRIDES COUNT. COUNT IS CONDITIONAL ON CARRY IN (/CIN), OTHERWISE IT HOLDS.

THESE OPERATIONS ARE EXERCISED IN THE FUNCTION TABLE AND SUMMARIZED IN THE OPERATIONS TABLE:

| /oc | CLK | SET | /LD | /CNT /CI | N /UP | D9-D0 Q9-Q | 00 OPERATION |
|-----|-----|-----|-----|----------|-------|------------|------------------|
| Н | х | х | х | x x | x | х z | HI-Z |
| L | С | H | X | x x | X | X | SET ALL HIGH |
| L | C | L | L | x | X | D D | LOAD D |
| L | С | L | H | н х | X | X Q | HOLD (/CNT=H) |
| L | С | L | H | L H | X | X Q | HOLD (/CIN=H) |
| L | С | L | H | L H | L | X Q PLU | IS 1 COUNT UP |
| L | С | L | H | L H | H | X Q MIN | NUS 1 COUNT DOWN |


10-BIT COUNTER

```
11 1111 1111 2222 2222 2233 3333 3333
 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789
0 -X-- --- /SET*LD*/D0
1 ---X ---- /SET*/LD*/Q0
2 ---- --- /SET*/LD*CNT*CIN*UP
3 ---- ---- /SET*/LD*CNT*CIN*/UP
8 ---- -X-- ---- /SET*LD*/D1
9 ---- --X ---- /SET*/LD*/O1
10 --X- ---- /SET*/LD*CNT*CIN*UP*00
11 ---X ---- ---- X--- X--- X--- X--- -X-- /SET*/LD*CNT*CIN*/UP*/00
16 ---- -X-- -X-- ---- /SET*LD*/D2-7
17 ---- --- /SET*/LD*/O2
24 ---- -X-- ---- /XET*LD*/D2-7
25 ---- --- /SET*/LD*/Q3
32 ---- -X-- -X-- -X-- -X-- -X-- -X-- /SET*LD*/D2-7
33 ---- --- /SET*/LD*/O4
35 ---X ---X ---X ---- X--- -X--- -X-- -X-- -X-- /SET*/LD*CNT*CIN*/UP*/O-
40 ---- -X-- ---- /SET*LD*/D2-7
41 ---- ---- /SET*/LD*/O5
48 ---- -X-- -X-- ---- /SET*LD*/D2-7
49 ---- --- /SET*/LD*/06
51 ---X ---X ---X ---X X--X -X-- X--- -X-- /SET*/LD*CNT*CIN*/UP*/Q-
56 ---- -X-- -X-- -X-- -X-- -X-- /SET*LD*/D2-7
57 ---- --- /SET*/LD*/O7
59 ---X ---X ---X ---X X--X X--X X--- -X-- /SET*/LD*CNT*CIN*/UP*/Q-
64 ---- -X-- -X-- -X-- -X-- -X-- /SET*LD*/D8
65 ---- --- /SET*/LD*/Q8
66 --X- --X- --X- --X- X-X- --XX- --XX- --X- /SET*/LD*CNT*CIN*UP*Q0*-
67 ---X ---X ---X ---X ---X X--X -X-X X--X -X-- /SET*/LD*CNT*CIN*/UP*/Q-
72 ---- -X-- -X-- -X-- -X-- -X-- /SET*LD*/D9
73 ---- --- X--- --- X--- --- X--- -X-- ---X /SET*/LD*/09
75 ---X ---X ---X ---X X--X -X-X X--X -X-X -X-- /SET*/LD*CNT*CIN*/UP*/Q-
LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN
                          (H,P,1)
```

NUMBER OF FUSES BLOW = 1350

10-Bit Counter

Logic Diagram PAL20X10




PAL20C1 74LS450 PAL DESIGN SPECIFICATION BIRKNER/KAZMI/BLASCO 02/19/81

16:1 MULTIPLEXER

MMI SUNNYVALE, CALIFORNIA

E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 GND E11 E12 E13 E14 E15 W Y D C B A VCC

Y /D*/C*/B*/A * E0 :SELECT INPUT EO /D*/C*/B* A * E1 ; SELECT INPUT EL /D*/C* B*/A * E2 :SELECT INPUT E2 /D*/C* B* A * E3 ; SELECT INPUT E3 /D* C*/B*/A * E4 ; SELECT INPUT E4 /D* C*/B* A * E5 :SELECT INPUT E5 /D* C* B*/A * E6 ; SELECT INPUT E6 /D* C* B* A * E7 ; SELECT INPUT E7 D*/C*/B*/A * E8 :SELECT INPUT E8 D*/C*/B* A * E9 ;SELECT INPUT E9 D*/C* B*/A * E10 ;SELECT INPUT El0 D*/C* B* A * Ell ; SELECT INPUT Ell D* C*/B*/A * E12 :SELECT INPUT E12 D* C*/B* A * E13 ;SELECT INPUT E13 D* C* B*/A * E14 ;SELECT INPUT E14 D* C* B* A * E15 ;SELECT INPUT E15



| D | C | В | Α | E0 | E1 E2 E3 E4 E5 E6 | E7 E | 8 E9 | El | 0 Ell El2 El3 El4 El | 5 Y W | | |
|---|---|-------|-------|----|-------------------------------------|-------|--------|----|------------------------------------|------------------------------|-------------|--|
| | | SEI | ĿΕC | T | | OUT | PUTS | | COMMENTS | | | |
| | D | С | В | A | 111111 0123456789012345 | Y | W | | | | | |
| - | | | | | | | | | | | The Company | |
| | | | | | ГНИНИНИНИНИНИНИ | | H | | INPUT $E0 = 0$ | | | |
| | | | | | HLLLLLLLLLLLLLLL | | L | | | | | |
| | | L | | | ннинининнинин | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | нгинининининин | L | | | INPUT El = 0 | | | |
| | | L | | | LHLLLLLLLLLLLLL | | L | | INPUT El = 1 | | | |
| | | L | | | ннининининин | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | HHLHHHHHHHHHHHHH LLHLLLLLLLLLLLL | | H L | | INPUT E2 = 0 INPUT E2 = 1 | | | |
| | | L | | | нинининининин | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | ннисниннинниннин | | H | | INPUT E3 = 0 | | | |
| | | L | | | LLLHLLLLLLLLLLLL | | L | | INPUT E3 = 1 | | | |
| | | L | | | нинининининин | | L | | TOGGLE OTHER LINES | · P | | |
| | | Н | | | ннигинниннинни | | Н | | INPUT E4 = 0 | | | |
| | | Н | | | LLLLHLLLLLLLLLL | | L | | INPUT E4 = 1 | | | |
| | | | | L | | | L | | TOGGLE OTHER LINES | | | |
| | L | H | L | H | нинингинининин | L | H | | INPUT E5 = 0 | | | |
| | L | H | L | H | LLLLLHLLLLLLLLL | H | L | | INPUT E5 = 1 | $\hat{L}(z) = z_{z} + z_{z}$ | | |
| | L | H | L | H | нинининининин | H | L | | TOGGLE OTHER LINES | | | |
| | L | H | H | L | нинингинининин | L | H | | INPUT $E6 = 0$ | | | |
| | L | Н | H | L | LLLLLLLLLLLLLLLL | H | L | | INPUT $E6 = 1$ | | | |
| | L | H | H | L | нинининининни | H | L | | TOGGLE OTHER LINES | | | |
| | L | H | H | H | нининингинниннин | | H | | INPUT $E7 = 0$ | | | |
| | L | H | H | H | LLLLLLLHLLLLLLL | | L | | INPUT $E7 = 1$ | | | |
| | | H | | | ннинининнинн | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | нининингининин | | H | | INPUT E8 = 0 | | | |
| | | L | | | LLLLLLLLLLLLLLL | | L | | INPUT E8 = 1 | | | |
| | | L | | | ннининининин | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | нинининнин | | H | | INPUT E9 = 0 | | | |
| | | L | | | LLLLLLLLHLLLLLL | | L L | | INPUT E9 = 1 TOGGLE OTHER LINES | | | |
| | | L | | | ннинининниннин | | H | | INPUT E10 = 0 | | | |
| | | L | | | LLLLLLLLLLHLLLL | | L | | INPUT E10 = 0 INPUT E10 = 1 | | | |
| | | L | | | нинининининин | | L | | TOGGLE OTHER LINES | | | |
| | | L | | | ннининнинн | | H | | INPUT Ell = 0 | | | |
| | | L | | | LLLLLLLLLLLHLLLL | H | | | INPUT Ell = 1 | | | |
| | H | L | Н | | нинининининин | H | L | | TOGGLE OTHER LINES | | | |
| | H | Н | L | L | нининининин | L | | | INPUT E12 = 0 | | | |
| | H | H | L | L | LLLLLLLLLLLLLLLLL | H | L | | INPUT El2 = 1 | | | |
| | H | H | L | L | нинининининин | H | L | | TOGGLE OTHER LINES | | | |
| | H | H | L | H | нининининнин | L | H | | INPUT $E13 = 0$ | | | |
| | Η | H | L | H | LLLLLLLLLLLLLL | H | L | | INPUT E13 = 1 | | | |
| | H | H | L | H | нинининининин | H | L | | TOGGLE OTHER LINES | | | |
| | | H | | | нининининин | L | H | | INPUT El4 = 0 | | | |
| | | H | | | LLLLLLLLLLLLLLHL | | L | | INPUT El4 = 1 | | | |
| | | H | | | ннинининининин | | L | | TOGGLE OTHER LINES | | | |
| | | H | | | нинининининин | | H | | INPUT E15 = 0 | | | |
| | | H | | | LLLLLLLLLLLLL | | | | INPUT E15 = 1 | | | |
| - | | H | п | | | н | | | TOGGLE OTHER LINES | | | |

DESCRIPTION

THIS IS AN EXAMPLE OF A 16-TO-1 MULTIPLEXER USING A PAL20C1. BOTH TRUE (Y) AND COMPLIMENT (W) OUTPUTS ARE PROVIDED. THE SELECT LINES A,B,C,D ARE ENCODED IN BINARY, WITH A REPRESENTING THE LSB AND D REPRESENTING THE MSB.

OPERATIONS TABLE:

| | INP | UTS | | OUTPUTS | | | |
|-----|-----|-------|-------|---------|------------|--|--|
| SEL | ECT | LI | NES | | | | |
| D | C | В | A | W | Y | | |
| L | | L | L | /E0 | E0 | | |
| L | L | | | • | | | |
| | ш | L | H | /E1 | El | | |
| L | L | H | L | /E2 | E2 | | |
| L | L | H | H | /E3 | E3 | | |
| L | H | L | L | /E4 | E4 | | |
| L | H | L | H | /E5 | E5 | | |
| L | H | H | L | /E6 | E6 | | |
| L | H | H | H | /E7 | E 7 | | |
| H | L | L | L | /E8 | E8 | | |
| H | L | L | H | /E9 | E9 | | |
| H | L | H | L | /E10 | E10 | | |
| H | Ļ | H | H | /Ell | E11 | | |
| H | H | L | L | /E12 | E12 | | |
| H | H | L | H | /E13 | E13 | | |
| H | H | H | L | /E14 | E14 | | |
| H | H | H | H | /E15 | E15 | | |
| | | | | | | | |

16:1 MULTIPLEXER

1 011111111111X111111HL00001 100000000000000000LH00001 1111111111111X111111LH00001 101111111111X111111HT.00011 5 010000000000X00000LH00011 1111111111111X111111LH00011 6 110111111111X11111HL00101 00100000000X00000LH00101 9 1111111111111X111111LH00101 111011111111X11111HL00111 10 00010000000000000LH00111 111111111111X111111LH00111 13 111101111111X111111HL01001 00001000000X00000LH01001 111111111111X111111LH01001 111110111111X11111HL01011 000001000000X00000LH01011 1111111111111X111111LH01011 19 11111101111X11111HL01101 20 000000100000X00000LH01101 111111111111X111111LH01101 22 111111110111X11111HT.01111 00000001000X00000LH01111 1111111111111X111111LH01111 25 111111111011X11111HL10001 00000000100X00000LH10001 111111111111X111111LH10001 11111111101X11111HL10011 28 29 00000000010X00000LH10011 111111111111X11111LH10011 111111111110X11111HT.10101 0000000001X00000LH10101 1111111111111X111111LH10101 1111111111111X01111HL10111 00000000000X10000LH10111 111111111111X111111LH10111 111111111111X10111HL11001 00000000000X01000LH11001 38 39 1111111111111X11011HL11011 000000000000X00100LH11011 111111111111X111111LH11011 111111111111X11101HL11101 00000000000000010LH11101 111111111111X111111LH11101 111111111111X11110HL11111

PASS SIMULATION

00000000000000001LH11111

47


16:1 MULTIPLEXER

11 1111 1111 2222 2222 2233 3333 3333 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789

```
32 --x- ---x ---x ---x ---x ---- --- /D*/C*/B*/A*E0
33 X--- --X ---X ---X ---X ---- --- /D*/C*/B*A*E1
34 ---- X-X --X ---X ---X ---- --- /D*/C*B*/A*E2
35 ---- -X- X-X- ---X ---X ---- ---- /D*/C*B*A*E3
36 ---- /D*C*/B*/A*E4
37 ---- --X --X --X --X ---- ---- /D*C*/B*A*E5
38 ---- /D*C*B*/A*E6
39 ---- -X- --X- ---X ---- X--- ---- /D*C*B*A*E7
40 ---- D*/C*/B*/A*E8
41 ---- D*/C*/B*A*E9
42 ---- X--X --X- --X --X- ---- ---- X--- D*/C*B*/A*E10
44 ---- D*C*/B*/A*E12
45 ---- --X --X --X --X --X ---- --X ---- D*C*/B*A*E13
46 ---- D*C*B*/A*E14
47 ---- -X- -X- -X- -X- -X- -X- ---- D*C*B*A*E15
```

LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)

NUMBER OF FUSES BLOW = 560



PAL20L2

P8002 (74LS451)


PAL DESIGN SPECIFICATION
BIRKNER/KAZMI/BLASCO 03/10/81

DUAL 8:1 MULTIPLEXER

MMI SUNNYVALE, CALIFORNIA

1D0 1D1 1D2 1D3 1D4 1D5 1D6 1D7 2D0 2D1 2D2 GND 2D3 2D4 2D5 2D6 2D7 2Y 1Y S C B A VCC

/1Y = /S*/C*/B*/A * /1D0:SELECT INPUT 1D0 /S*/C*/B* A * /1D1 :SELECT INPUT 1D1 /S*/C* B*/A * /1D2 ;SELECT INPUT 1D2 /S*/C* B* A * /1D3 ;SELECT INPUT 1D3 /S* C*/B*/A * /1D4 ;SELECT INPUT 1D4 /S* C*/B* A * /1D5 ;SELECT INPUT 1D5 /S* C* B*/A * /1D6 ;SELECT INPUT 1D6 /S* C* B* A * /1D7 ;SELECT INPUT 1D7 /2Y = /S*/C*/B*/A * /2D0:SELECT INPUT 2D0 + /S*/C*/B* A * /2D1 ;SELECT INPUT 2D1 + /S*/C* B*/A * /2D2 ;SELECT INPUT 2D2 + /S*/C* B* A * /2D3 ;SELECT INPUT 2D3 /S* C*/B*/A * /2D4 :SELECT INPUT 2D4 + /S* C*/B* A * /2D5 ;SELECT INPUT 2D5 /S* C* B*/A * /2D6 ;SELECT INPUT 2D6 + /S* C* B* A * /2D7 ;SELECT INPUT 2D7



C B A 1D0 1D1 1D2 1D3 1D4 1D5 1D6 1D7 2D0 2D1 2D2 2D3 2D4 2D5 2D6 2D7 S 1Y 2Y

| COMMENTS | | OUTPUTS | | | SEL INPUTS INPUTS | | | | |
|----------|-----------------------------|---------|-----------|--------|-------------------|------------------|-----|---|------|
| | | | | | 2D- | 1D- | | | |
| | | 2Y | lY | S | 01234567 | 01234567 | A | В | С |
| tijo j | | | L | L | LННННННН | ГИННИНИН | L | L | L |
| | 1D0=1 2D0=0 | L | H | L | Г НННННН | HLLLLLLL | L | L | L |
| | 1D0=0 2D0=1 | H | L | L | HLLLLLL | L HНННННН | L | L | L |
| | 1D0=1 2D0=1 | H | H | L | HLLLLLLL | HLLLLLLL | L | L | L |
| LINES | TOGGLE OTHER | H | H | L | нинининн | ннннннн | L | L | L |
| | 1D1=0 2D1=0 | L | L | L | нгниннн | Н ІНННННН | H | L | L |
| | lD1=1 2D1=0 | L | H | L | ньнинин | LHLLLLL | H | L | L |
| | 1D1=0 2D1=1 | H | L | L | LHLLLLL | Н ІННННН | H | L | L |
| | lD1=1 2D1=1 | H | H | L | LHLLLLL | LHLLLLL | H | L | L |
| LINES | TOGGLE OTHER | H | H | L | нининини | ннннннн | H | L | L |
| | 1D2=0 2D2=0 | L | L | L | ннгннинн | ннгнннн | L | H | L |
| | 1D2=1 2D2=0 | L | H | L | ННГННННН | LLHLLLLL | L | H | L |
| | 1D2=0 2D2=1 | H | L | L | LLHLLLLL | ННГННННН | L | н | L |
| | 1D2=1 2D2=1 | H | H | L | LLHLLLLL | LLHLLLLL | L | H | L |
| LINES | TOGGLE OTHER | H | H | L | ннннннн | ннннннн | L | H | L |
| | 1D3=0 2D3=0 | L | L | L | нингини | нннгннн | | H | |
| | 1D3=1 2D3=0 | L | H | L | нингини | | | H | |
| | lD3=0 2D3=1 | H | | L | | нингинин | | H | |
| | 1D3=1 2D3=1 | H | | L | LLLHLLLL | LLLHLLLL | : | H | |
| TIMES | TOGGLE OTHER | H | H | L | | ниннинни | | H | |
| DIREC | 1D4=0 2D4=0 | L | L | L | нинитин | | | L | - |
| | 1D4=0 2D4=0 1D4=1 2D4=0 | Ĺ | H | L | ниницин | | | L | |
| | 1D4=1 2D4=0 1D4=0 2D4=1 | H | L | L | | HHHHLHHH | | L | |
| | 1D4=0 2D4=1 1D4=1 2D4=1 | H | - T | L | LLLLHLLL | LLLLHLLL | 200 | L | |
| T TATES | | H | H | | нининин | нининин | | L | |
| LINES | TOGGLE OTHER 1D5=0 2D5=0 | n L | 100 | L L | ниннитин | нинницин | | L | |
| | 1D5=0 2D5=0 1D5=1 2D5=0 | L | H | L | ниннитин | LLLLLHLL | | L | 100 |
| | | | | | | | | L | |
| | 1D5=0 2D5=1 | H | L | L | LLLLLHLL | нинингин | | | |
| | 1D5=1 2D5=1 | H | H | L | LLLLHLL | | H | | |
| LINES | TOGGLE OTHER | H | | L | ннннннн | нининин | | L | |
| | 1D6=0 2D6=0 | L | | L | нининги | нининги | | H | |
| | 1D6=1 2D6=0 | L | H | L | нининици | LLLLLHL | | H | |
| | 1D6=0 2D6=1 | H | L | L | | нининги | | H | |
| | 1D6=1 2D6=1 | H | H | L | LLLLLLHL | LLLLLHL | | H | |
| LINES | TOGGLE OTHER | H | H | L | нининин | ннннннн | | H | |
| | 1D7=0 2D7=0 | L | 10/2/17/5 | L | нининнг | нининнг | | H | 777. |
| | 1D7=1 2D7=0 | L | H | L | ннинннг | LLLLLLH | | H | |
| | 1D7=0 2D7=1 | H | | L | LLLLLLH | нининнт | | H | |
| | 1D7=1 2D7=1 | H | H | L | LLLLLLH | LLLLLLH | | H | |
| LINES | TOGGLE OTHER | H | H | L | нининин | нининин | H | H | H |
| 48.8 | STROBE TEST (| H | H | Ħ | LLLLLLL | LLLLLLL | X | X | X |
| | STROBE TEST 1 | H | H | H | нинининн | нниннинн | X | X | X |

DESCRIPTION

THIS IS AN EXAMPLE OF A DUAL 8-TO-1 MULTIPLEXER USING A PAL20L2. A STROBE LINE (S) IS PROVIDED TO GATE THE OUTPUTS OFF (HIGH) WHEN THE STROBE INPUT IS HIGH THE SELECT LINES A,B,C ARE ENCODED IN BINARY, WITH A REPRESENTING THE LSB.

OPERATIONS TABLE:

| | | INP | OUTPUTS | |
|--------|---|-----|---------|-------------------------|
| SELECT | | | STROBE | |
| C | В | A | S | Y , 64. |
| X | x | x | H | estra a L arab s |
| L | L | L | L | D0 |
| L | L | H | L | D1 |
| L | H | L | L | D2 |
| L | H | H | L | D3 |
| H | L | L | L | D4 |
| H | L | H | L | D5 |
| H | H | L | L | D6 |
| H | H | H | L | D7 |

DUAL 8:1 MULTIPLEXER

1 01111111011X11111LL00001 10000000011X11111LH00001 011111111100X00000HL00001 10000000100X00000HH00001 5 1111111111111X111111HH00001 101111111101X111111LL00011 7 01000000101X111111LH00011 101111111010X00000HL00011 01000000010X00000HH00011 111111111111X11111HH00011 110111111110X111111LL00101 12 00100000110X11111LH00101 13 110111111001X00000HL00101 00100000001X00000HH00101 111111111111X11111HH00101 111011111111X011111LL00111 00010000111X01111LH00111 111011111000X10000HL00111 19 000100000000X10000HH00111 1111111111111X111111HH00111 21 111101111111X10111LL01001 22 00001000111X10111LH01001 11110111000X01000HL01001 000010000000X01000HH01001 111111111111X11111HH01001 111110111111X11011LL01011 00000100111X11011LH01011 11111011000X00100HT.01011 000001000000X00100HH01011 111111111111X11111HH01011 30 31 11111101111X11101LL01101

- 40 111111111111X111111HH01111
- 41 000000000000X00000HH1XXX1

32 00000010111x11101LH01101 33 11111101000x00010HL01101 34 00000010000x00010HH01101 35 11111111111x11111HH01101 36 11111110111x11110LL01111 37 00000001111x11110LH01111 38 11111110000x00001HL01111 39 00000001000x00001HH01111

42 111111111111X111111HH1XXX1

PASS SIMULATION

DUAL 8:1 MULTIPLEXER

11 1111 1111 2222 2222 2233 3333 3333 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789


```
32 ---X ---X ---X ---X ----X ---- ---- /S*/C*/B*/A*/1D0
33 -X-- --X ---X ---X ---X ---- /S*/C*/B*A*/1D1
34 ---- -X-X --X ---X ----X ---- ---- /S*/C*B*/A*/1D2
35 ---- /S*/C*B*A*/1D3
36 ---- /S*C*/B*/A*/1D4
37 ---- -X- --X --X- X-X ---- ---- /S*C*/B*A*/1D5
38 ---- /S*C*B*/A*/1D6
39 ---- -X- --X- --X ---- X-- ---- /S*C*B*A*/1D7
40 ---- --X ---X ---X ---X ---- -X-- ---- /S*/C*/B*/A*/2D0
41 ---- -X- ---X ----X ----X ---- -X-- -X-- /S*/C*/B*A*/2D1
42 ---- --X --X ---X ---X ---- --- --- -X-- /S*/C*B*/A*/2D2
44 ---- /S*C*/B*/A*/2D4
45 ---- -X- --X --X ---X ---- ---X ---- /S*C*/B*A*/2D5
46 ---- ---X --X --X ---X ---- ---X ---- /S*C*B*/A*/2D6
47 ---- --X- --X- --X ---X ---- --- /S*C*B*A*/2D7
```

LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN (H,P,1)

NUMBER OF FUSES BLOW = 560

Dual 8:1 Multiplexer

Logic Diagram PAL20L2



PAL18L4

/2Y

P80 (74LS453)

PAL DESIGN SPECIFICATION BIRKNER/KAZMI/BLASCO 03/10/81

QUAD 4:1 MULTIPLEXER

MMI SUNNYVALE, CALIFORNIA

1C0 1C1 1C2 1C3 2C0 2C1 2C2 2C3 3C0 3C1 3C2 GND

3C3 4C0 4C1 4C2 4Y 3Y 2Y 1Y 4C3 B

/lY /B*/A * /1C0 /B* A * /1C1 B*/A * /1C2

B* A * /1C3

= /B*/A * /2C0/B* A * /2C1

B*/A * /2C2 B* A * /2C3

/B*/A * /3C0 /3Y

> /B* A * /3C1 B*/A * /3C2

B* A * /3C3

/4Y = /B*/A * /4C0/B* A * /4C1

B*/A * /4C2

B* A * /4C3

:SELECT INPUT 1C0

;SELECT INPUT 1C1

:SELECT INPUT 1C2 SELECT INPUT 1C3

;SELECT INPUT 2C0

;SELECT INPUT 2C1

;SELECT INPUT 2C2

;SELECT INPUT 2C3

;SELECT INPUT 3C0


:SELECT INPUT 3Cl ;SELECT INPUT 3C2

;SELECT INPUT 3C3

;SELECT INPUT 4C0

;SELECT INPUT 4C1

:SELECT INPUT 4C2 ;SELECT INPUT 4C3



B A 1C0 1C1 1C2 1C3 2C0 2C1 2C2 2C3 3C0 3C1 3C2 3C3 4C0 4C1 4C2 4C3 1Y 2Y 3Y 4Y

| ; | SEL | | INP | UTS | | | ודטכ | OT: | 3 | COMMENTS |
|---|-----|------------|------------|------------|------------|----|------|------------|------------|--------------|
| ; | ВА | 1C 0123 | 2C 0123 | 3C 0123 | 4C 0123 | 14 | 2Y | 3 Y | 4 Y | |
| | L L | LHHH | нннн | нннн | нннн | L | Н | Н | Н | 1C0=0 |
| | LL | нннн | LHHH | нннн | нннн | H | L | H | H | 2C0=0 |
| | LL | нннн | нннн | LHHH | нннн | H | H | L | H | 3C0=0 |
| | L L | нннн | нннн | нннн | LHHH | H | H | H | L | 4C0=0 |
| | LL | HLLL | LLLL | LLLL | LLLL | H | L | L | L | 1C0=1 |
| | LL | LLLL | HLLL | LLLL | LLLL | L | H | L | L | 2C0=1 |
| | LL | LLLL | LLLL | HLLL | LLLL | L | L | H | L | 3C0=1 |
| | LL | LLLL | LLLL | LLLL | HLLL | L | L | L | H | 4C0=1 |
| | LL | нннн | нннн | нннн | нннн | H | H | H | H | TOGGLE LINES |
| | LH | HLHH | нннн | нннн | нннн | L | H | H | H | 1C1=0 |
| | LH | нннн | HLHH | нннн | нннн | H | L | H | H | 2C1=0 |
| | L H | нннн | нннн | HLHH | нннн | H | H | L | H | 3C1=0 |
| | LH | нннн | нннн | нннн | HLHH | H | H | H | L | 4C1=0 |
| | LH | LHLL | LLLL | LLLL | LLLL | H | L | L | L | 1C1=1 |
| | LH | LLLL | LHLL | LLLL | LLLL | L | H | L | L | 2C1=1 |
| | L H | LLLL | LLLL | LHLL | LLLL | L | L | H | L | 3C1=1 |
| | LH | LLLL | LLLL | LLLL | LHLL | L | L | L | H | 4C1=1 |
| | LH | нннн | нннн | нннн | нннн | H | H | H | H | TOGGLE LINES |
| | H L | HHLH | нннн | нннн | нннн | L | H | H | H | 1C2=0 |
| | H L | нннн | HHLH | нннн | нннн | H | L | H | H | 2C2=0 |
| | H L | нннн | нннн | HHLH | нннн | H | H | L | H | 3C2=0 |
| | H L | нннн | нннн | нннн | HHLH | н | H | H | L | 4C2=0 |
| | НL | LLHL | LLLL | LLLL | LLLL | H | L | L | L | 1C2=1 |
| | H L | LLLL | LLHL | LLLL | LLLL | L | H | L | L | 2C2=1 |
| | H L | LLLL | LLLL | LLHL | LLLL | L | L | H | L | 3C2=1 |
| | H L | LLLL | LLLL | LLLL | LLHL | L | L | L | H | 4C2=1 |
| | нL | нннн | нннн | нннн | нннн | H | H | H | H | TOGGLE LINES |
| | нн | HHHL | нннн | нннн | нннн | L | H | H | H | 1C3=0 |
| | нн | нннн | HHHL | нннн | нннн | H | L | H | H | 2C3=0 |
| | нн | нннн | нннн | HHHL | нннн | H | H | L | H | 3C3=0 |
| | нн | нннн | нннн | нннн | HHHL | H | H | H | L | 4C3=0 |
| | нн | LLLH | LLLL | LLLL | LLLL | H | L | L | L | 1C3=1 |
| | нн | LLLL | LLLH | LLLL | LLLL | L | H | L | L | 2C3=1 |
| | нн | LLLL | LLLL | LLLH | LLLL | L | L | H | L | 3C3=1 |
| | нн | LLLL | LLLL | LLLL | LLLH | L | L | L | H | 4C3=1 |
| | нн | нннн | нннн | нннн | нннн | H | H | H | H | TOGGLE LINES |

DESCRIPTION

THIS IS AN EXAMPLE OF A QUAD 4-TO-1 MULTIPLEXER USING A PAL18L4. SELECT LINES A,B ARE ENCODED IN BINARY, WITH A REPRESENTING THE LSB.

OPERATIONS TABLE:

| INP | | OUTPUTS | | | |
|-----|---|---------|--|--|--|
| В | A | Y | | | |
| L | L | CO | | | |
| L | H | Cl | | | |
| H | L | C2 | | | |
| H | H | C3 | | | |
| | | | | | |

QUAD 4:1 MULTIPLEXER

1 011111111111X1111HHHT.1001 2 111101111111X1111HHLH1001 3 11111111011X1111HLHH1001 4 111111111111X1011LHHH1001 5 1000000000000000LLH0001 6 000010000000X00000LLHL0001 7 0000000100X0000LHLL0001 8 0000000000000100HLLL0001 9 111111111111X1111HHHHH1001 10 101111111111X1111HHHL1011 11 111110111111X11111HHLH1011 12 11111111101X11111HLHH1011 13 111111111111X1101LHHH1011 14 010000000000000LLLH0011 15 0000010000000000LLHL0011 16 00000000010X0000LHLL0011 17 000000000000X0010HLLL0011 18 11111111111X1111HHHH1011 19 110111111111X1111HHHL1101 20 11111101111X1111HHLH1101 21 11111111110x1111HT.HH1101 22 1111111111111X1110LHHH11101 23 0010000000000000LLH0101 24 00000010000X0000T.T.HT.0101 25 0000000001X0000LHLL0101 26 0000000000000001HLLL0101 27 111111111111X1111HHHH11101 28 111011111111X1111HHHL1111 11111110111X1111HHT.H1111 29 30 111111111111X0111HLHH1111 31 111111111111X1111LHHH0111 32 0001000000000000LLH0111 33 00000001000X0000LLHL0111 34 000000000000X1000LHLL0111 35 00000000000000000HLLL1111 36 11111111111X1111HHHH11111

PASS SIMULATION


OUAD 4:1 MULTIPLEXER

11 1111 1111 2222 2222 2233 3333 3333 0123 4567 8901 2345 6789 0123 4567 8901 2345 6789

| 24xx | | | /B*/A*/1C0 |
|----------------------------------|----|-------------|--|
| 25 -xxx | | | /B*A*/1C1 |
| 26x-xx | | | B*/A*/1C2 |
| 27xxx | | | B*A*/1C3 |
| | | | |
| 32 | | | /B*/A*/2C0 |
| 33xx | -x | | /B*A*/2C1 |
| 34xx | X | | B*/A*/2C2 |
| 35XX | | | B*A*/2C3 |
| | •• | | 2 11 / 200 |
| | | | |
| 40 xx | | | en e |
| 40xx | | X | /B*/A*/3C0 |
| 40xx 41xx | | | /B*/A*/3C0 /B*A*/3C1 |
| 40xx | | | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 |
| 40xx 41xx 42 xx | | x xx | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 |
| 40 x x 41x x 42 xx 43xx | | x xx | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 B*A*/3C3 |
| 40 x x 41x x 42 xx 43xx | | x xx | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 B*A*/3C3 /B*/A*/4C0 |
| 40 | | x xx | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 B*A*/3C3 /B*/A*/4C0 /B*A*/4C1 |
| 40 x x 41x x 42 xx 43xx | | x xx | /B*/A*/3C0 /B*A*/3C1 B*/A*/3C2 B*A*/3C3 /B*/A*/4C0 /B*A*/4C1 B*/A*/4C2 |

(H,P,1) LEGEND: X : FUSE NOT BLOWN (L,N,0) - : FUSE BLOWN

NUMBER OF FUSES BLOW = 592



| 1 | Introduction | | |
|----|-------------------------------|----------|--|
| 2 | HIREL | | |
| 3 | PROM | | |
| 4 | ROM | | |
| 5 | Character Generators | | |
| 6 | PAL® | \ | |
| 7 | HAL | | |
| 8 | HMSI | | |
| 9 | FIFO |] | |
| 10 | Arithmetic Elements and Logic | | |
| 11 | Multipliers/Dividers | | |
| 12 | Octal Interface | | |
| 13 | Leadless | | |
| 14 | Die | | |
| 15 | General Information | | |
| 16 | Representatives/Distributors | | |

FIFO Selection Guide

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

First-In First-Out (FIFO)

| C | ORGANIZATION | FREQUENCY | CASCASDABLE | STAND ALONE |
|---|--------------|-----------|-------------|-------------|
| | COM 64x4 | 15 MHz | C67401A | 67401A |
| 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | COM 64x5 | 15 MHz | C67402A | 67402A |
| 115000 | COM 64x4 | 10 MHz | C67401 | 67401 |
| 100 000 | COM 64x5 | 10 MHz | C67402 | 67402 |
| 4.9% | MIL 64x4 | 10 MHz | C57401A | 57401A |
| | MIL 64x5 | 10 MHz | C57402A | 57402A |
| 3. a. 44. 7. | MIL 64x4 | 7 MHz | C57401 | 57401 |
| 1 March 197 | MIL 64x5 | 7 MHz | C57402 | 57402 |

First-In First-Out (FIFO) 64x4 64x5 Serial Cascadable Memory C5/C67401A C5/C67402A C5/C67401 C5/C67402

Features/Benefits

- Choice of 15 and 10 MHz shift out guaranteed rates
- . Choice of 4 bit or 5 bit data width
- TTL inputs and outputs
- Readily expandable in the word and bit dimensions
- . Output pins directly opposite corresponding input pins
- Asynchronous or synchronous operation
- Pin compatible with Fairchild's F3341 MOS FIFO and many times as fast

Description


The C5/C67401A/2A/1/2 are expandable "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4-bits and 64 words by 5-bits respectively. A 15 MHz data rate allows usage in high speed tape or disc controllers and communication buffer applications.

Ordering Information


| PART NUMBER | PKG | TEMP | DESCRIPTION |
|----------------|-----|------|------------------|
| C57401 | J,F | MIL | 7 MHz 64x4 FIFO |
| C67401 | J | СОМ | 10 MHz 64x4 FIFO |
| C57402 | J,F | MIL | 7 MHz 64x5 FIFO |
| C67402 | J | СОМ | 10 MHz 64x5 FIFO |
| C57401A | J,F | MIL | 10 MHz 64x4 FIFO |
| C67401A | J | СОМ | 15 MHz 64x4 FIFO |
| C57402A | J,F | MIL | 10 MHz 64x5 FIFO |
| C67402A | J | СОМ | 15 MHz 64x5 FIFO |

Block Diagrams







C5/C67402/A 64x5



Pin Configurations





Absolute Maximum Ratings

| Supply voltage V _{CC} | | |
|--------------------------------|---------------|---------------|
| Input voltage | ************* | |
| | | |
| Storage temperature | | 65° to +150°C |

Operating Conditions C5/C67401A/2A

| SYMBOL | PARAMETER | FIGURE | MILITARY A MIN NOM MAX | COMMERCIAL A MIN NOM MAX | UNIT |
|---------------------|--------------------------------|--------|--|-----------------------------|------|
| v _{CC} | Supply voltage | 4.4% | 4.5 5 5.5 | 4.75 5 5.25 | V |
| TA | Operating free-air temperature | | -55 * 125 | 0 75 | °C |
| tSIH†† | Shift in HIGH time | 1 | 35 | 23 28† | ns |
| ^t SIL | Shift in LOW time | 1 | 35 | 25 | ns |
| t _{IDS} | Input data set up | | (O) 48 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 0 | ns |
| tIDH | Input data hold time | 1 | 45 | 40 | ns |
| t _{SOH} †† | Shift Out HIGH time | 6 | 35 | 23 28 | ns |
| tSOL | Shift Out LOW time | 6 | 35 | 25 | ns |
| ^t MRW | Master Reset pulse ** | 11 | 40 | 35 | ns |
| ^t MRS | Master Reset to SI | 11 | 45 | 35 | ns |

^{*}Case temperature.

Switching Characteristics C5/C67401A/2A

Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MILIT MIN | TARY A MAX | COMM MIN | ERCIAL A MAX | UNIT |
|--------------------|-----------------------------------|--------|--------------|---------------|-------------|-----------------|------|
| fIN | Shift in rate | 1 | 10 | | 15 | | MHz |
| t _{IRL} | Shift In to Input Ready LOW | 1 | | 50 | - N. M. C. | 40 | ns |
| t _{IRH} | Shift In to Input Ready HIGH | 1 | | 50 | | 40 | ns |
| four | Shift Out rate | 6 | 10 | | 15 | | MHz |
| ^t ORL | Shift Out to Output Ready LOW | 6 | 17451 | 65 | | 45 | ns |
| ^t ORH | Shift Out to Output Ready HIGH | 6 | 75 | 65 | | 50 | ns |
| tOD | Output data delay | 6 | 10 | 60 | 10 | 45 | ns |
| t _{PT} | Data throughput or "fall through" | 4, 9 | | 2.2 | | 1.6 | μS |
| ^t MRORL | Master Reset to OR LOW | 11 | | 65 | | 60 | ns |
| ^t MRIRH | Master Reset to IR HIGH | 11 | | 65 | | 60 | ns |
| t _{IPH} | Input Ready pulse HIGH | 4 | 30 | | 30 | | ns |
| ^t OPH | Output Ready pulse HIGH | 9 | 30 | | 30 | | ns |

[†]MAX width of these pulses is T-38 ns, where T is the inverse of the data rate. For example at 15 MHz T = 66 ns and T-38 = 28 ns.

^{††}The values listed in this table are for interfacing with a FIFO input or a FIFO/string output. To guarantee the cascadability, Monolithic Memories tests t_{SIH} and t_{SOH} at 23 ns.

^{**}Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

Absolute Maximum Ratings

| Supply voltage Vcc | <u> </u> | |
|--------------------|----------|----|
| Input voltage | | 7V |
| , , | ge | |
| | | |

Operating Conditions C5/C67401/2

| SYMBOL | PARAMETER | FIGURE | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT |
|--------------------|--------------------------------|--------|--------------------------|---------------------------|------|
| v _{CC} | Supply voltage | | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| TA | Operating free-air temperature | | - 55 * 125 | 0 75 | °C |
| t _{SIH} † | Shift in HIGH time | 1 | 45 | 35 | ns |
| ^t SIL | Shift in LOW time | 1 | 45 | 35 | ns |
| t _{IDS} | Input data set up | 1 | 0 | 0 | ns |
| ^t IDH | Input data hold time | 1 | 55 | 45 | ns |
| tson† | Shift Out HIGH time | 6 | 45 | 35 | ns |
| t _{SOL} | Shift Out LOW time | 6 | 45 | 35 | ns |
| t _{MRW} | Master Reset pulse†† | 11 | 30 | 35 | ns |
| ^t MRS | Master Reset to SI | 11 | 45 | 35 | ns |

^{*} Case temperature.

9

Switching Characteristics C5/C67401/2

Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MIL MIN | ITARY MAX | COMMERCIA MIN MA | UNIT |
|--------------------|-----------------------------------|--------|------------|--|---------------------|------|
| f _{IN} | Shift in rate | 1 | 7 | | 10 | MHz |
| tIRL | Shift In to Input Ready LOW | 1 | | 60 | 4 | 5 ns |
| ^t IRH | Shift In to Input Ready HIGH | 1 | | 60 | 4 | 5 ns |
| ^f OUT | Shift Out rate | 6 | 7 | | 10 | MHz |
| tORL | Shift Out to Output Ready LOW | 6 | | 65 | 5 | 5 ns |
| ^t ORH | Shift Out to Output Ready HIGH | 6 | | 70 | 6 | 0 ns |
| ^t OD | Output data delay | 6 | 10 | 65 | 10 5 | 5 ns |
| tpT | Data throughput or "fall through" | 4, 9 | | 4 | an a same | 3 μs |
| ^t MRORL | Master Reset to OR LOW | 11 | | 65 | .6 | 0 ns |
| ^t MRIRH | Master Reset to IR HIGH | 11 | | 65 | 6 | 0 ns |
| t _{IPH} | Input Ready pulse HIGH | 4 | 30 | er areas | 30 | ns |
| ^t OPH | Output Ready pulse HIGH | 9 | 30 | en de la Carlon de | 30 | ns |

[†]The values listed in this table are for interfacing to a FIFO input or a FIFO/string output. To guarantee the cascadability, Monolithic Memories tests t_{SIH} and t_{SOH} at 25 ns.


^{††}Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | 1 | FEST CONDITIONS | MIN | TYP I | MAX | UNIT |
|-------------------|---|---|--------------------------|--------|--------------------------|------|----------|
| , V _{IL} | Low-level input voltage | | | | - V- 1 (\$4.7 | 0.8 | ٧ |
| VIH | High-level input voltage | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | V |
| I _{IL1} | Low-level D ₀ -D ₄ , MR | V _{CC} = MAX | V ₁ = 0.45V | 10.000 | epatri ya <mark>-</mark> | -0.8 | ∘mA ¹ |
| l _{IL2} | input current SI, SO | ACC - IAIVY | | | - | -1.6 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V ₁ = 2.4V | | | 50 | μА |
| l ₁ | Maximum input current | VCC = MAX | V ₁ = 5.5V | | | 1 | mA |
| V _{OL} | Low-level output voltage | V_{CC} = MIN V_{IL} = 0.8V V_{IH} = 2V | I _{OL} = 8mA | | | 0.5 | V |
| Vон | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OH} = -0.9mA | 2.4 | | | V |
| los | Output short-circuit current * | V _{CC} = MAX | v ₀ = 0V | -20 | | - 90 | mA |
| | | | C5/67401 | | | 160 | |
| Icc | Supply current | V _{CC} = MAX | C5/67402 | | | 180 | mA |
| | | Inputs low, outputs open | C5/67401A | | | 170 | ''''` |
| | | Same and Same. | C5/67402A | | | 190 | |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Standard Test Load



Functional Description Data Input

After power up the Master Reset is pulsed low (Fig. 11) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the D_X inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.


Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output

Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty).

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpt) or completely empty (Output Ready stays LOW for at least tpt).








Figure 2. Typical Waveforms for 10 MHz Shift In Data Rate (C67401)





- 1 Input Ready HIGH indicates space is available and a Shift In pulse may be applied
- (2) Input Data is loaded into the first word.
- (3) Input Ready goes LOW indicating the first word is full.
- (4) The Data from the first word is released for "fall-through" to second word.
- (5) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 5).




Figure 4. t_{IPH} Specification

- FIFO is initially full.
- (2) Shift In held HIGH.




Figure 5. Data is Shifted in Whenever Shift in and Input Ready are Both HIGH

- 1) FIFO is initially full.
- (2) Shift Out pulse is applied. An empty location start "bubbling" to the front.
- 3 Shift In is held HIGH.
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.




Figure 6. Output Timing

1 The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively




Figure 7. Typical Waveforms for 10 MHz Shift Out Data Rate (C67401)

- (1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data.




Figure 8. The Mechanism of Shifting Data Out of the FIFO.

- (1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied
- (2) Shift Out goes HIGH causing the next step.
- 3 Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.




Figure 9. tpT and topH Specification

- FIFO initially empty.
- 2 Shift Out held HIGH

Figure 10. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.

- 1) Word 63 is empty.
- (2) New data (A) arrives at the outputs (word 63).
- Output Ready goes HIGH indicating the arrival of the new data.
- (4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- (5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.




Figure 11. Master Reset Timing

1) FIFO initially full.


and the term of a set was the first and as a first through the set the second section of the second


Figure 12. Cascading FIFOs to Form 128x4 FIFO with C5/C67401A/1

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.




Figure 13. 192x12 FIFO with C5/C67401A/1

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall through times of the FIFOs.

First-In First-Out (FIFO) 64x4 64x5 Serial Stand-Alone Memory 5/67401A 5/67402A 5/67401 5/67402

Features/Benefits

- . Choice of 15 and 10 MHz shift out guaranteed rates
- . Choice of 4 bit or 5 bit data width
- . TTL inputs and outputs
- · Readily expandable in the word dimension only
- · Output pins directly opposite corresponding input pins
- · Asynchronous or synchronous operation
- Pin compatible with Fairchild's F3341 MOS FIFO and many times as fast

Description


The 67401/2 are expandable "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4-bits and 64 words by 5 bits respectively. A 15 MHz data rate allows usage in high speed tape or disc controllers and communication buffer applications.

Ordering Information


| PART NUMBER | PKG | TEMP | DESCRIPTION |
|----------------|-----|------|------------------|
| 57401 | J,F | MIL | 7 MHz 64x4 FIFC |
| 67401 | J | СОМ | 10 MHz 64x4 FIFC |
| 57402 | J,F | MIL | 7 MHz 64x5 FIFC |
| 67402 | J | СОМ | 10 MHz 64x5 FIFC |
| 57401A | J,F | MIL | 10 MHz 64x4 FIFC |
| 67401A | J | СОМ | 15 MHz 64x4 FIFC |
| 57402A | J,F | MIL | 10 MHz 64x5 FIFC |
| 67402A | J | COM | 15 MHz 64x5 FIFC |

Block Diagrams











Pin Configurations





5/67401A/2A Stand-alone

Absolute Maximum Ratings

| Supply voltage V _{CC} | | | 7\ |
|--------------------------------|------|---|---------------|
| Input voltage | | 1 | |
| Off-state output voltage | | | 5.5V |
| | | | 65° to +150°C |

Operating Conditions 5/67401A/2A

| SYMBOL | PARAMETER | FIGURE | MILITARY A MIN NOM MAX | COMMERCIAL A MIN NOM MAX | UNIT |
|------------------|--------------------------------|--------|--------------------------|-----------------------------|------|
| v _{cc} | Supply voltage | | 4.5 5 5.5 | 4.75 5 5.25 | - V |
| TA | Operating free-air temperature | | - 55 * 125 | 0 75 | °C |
| ^t SIH | Shift in HIGH time | 1 | 35 | 23 28† | ns |
| t _{SIL} | Shift in LOW time | 1 | 35 | 25 | ns |
| t _{IDS} | Input data set up | 1 | 5 | 5 | ns |
| t _{IDH} | Input data hold time | 1.33.4 | 45 | 40 | ns |
| t _{SOH} | Shift Out HIGH time | 6 | 35 | 23 28 | ns |
| ^t SOL | Shift Out LOW time | 6 | 35 | 25 | ns |
| ^t MRW | Master Reset pulse†† | 11 | 40 | 35 | ns |
| ^t MRS | Master Reset to SI | 11 | 45 | 35 | ns |

^{*}Case temperature.

Switching Characteristics 5/67401A/2A

Over Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MILIT MIN | ΓARY A MAX | COMMI MIN | ERCIAL A Max | UNIT |
|--------------------|-----------------------------------|--------|--------------|---------------|--------------|-----------------|------|
| fIN | Shift in rate | 1 | 10 | | 15 | | MHz |
| t _{IRL} | Shift In to input ready LOW | 1 | | 50 | . 1943 | 40 | ns |
| t _{IRH} | Shift In to input ready HIGH | 1 | | 50 | was en 1900 | 40 | ns |
| four | Shift Out rate | 6 | 10 | | 15 | And the second | MHz |
| ^t ORL | Shift Out to Output Ready LOW | 6 | | 65 | | 45 | ns |
| ^t ORH | Shift Out to Output Ready HIGH | 6 | | 65 | | 50 | ns |
| tOD | Output data delay | 6 | 10 | 60 | 10 | 45 | ns |
| t _{PT} | Data throughput or "fall through" | 4, 9 | | 2.2 | | 1.6 | μS |
| ^t MRORL | Master Reset to OR LOW | 11 | | 65 | | 60 | ns |
| t _{MRIRH} | Master Reset to IR HIGH | 11 | | 65 | | 60 | ns |
| t _{IPH} | Input Ready pulse HIGH | 4 | 20 | | 20 | | ns |
| ^t OPH | Output Ready pulse HIGH | 9 | 20 | | 20 | es d | ns |

[†]MAX width of these pulses is T-38 ns, where T is the inverse of the data rate. For example at 15 MHz T = 66 ns and T-38 = 28 ns.

^{††}Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

| Supply Voltage, V _{CC} | |
|---------------------------------|-------------------|
| Input Voltage | |
| Off-state output voltage | |
| Storage temperature | 65° to +150°C |

Operating Conditions 5/67401/2

| SYMBOL | PARAMETER | FIGURE | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT |
|------------------|--------------------------------|----------|-------------------------|---------------------------|------|
| v _{CC} | Supply voltage | | 4.5 5 5.5 | 4.75 5 5.25 | V |
| TA | Operating free-air temperature | | -55 *125 | 0 75 | °C |
| t _{SIH} | Shift in HIGH time | 1 | 45 | 35 | ns |
| t _{SIL} | Shift in LOW time | 1 | 45 | 35 | ns |
| t _{IDS} | Input data set up | 1 | 10 | 5 | ns |
| tIDH | Input data hold time | 1 | 55 | 45 | ns |
| t _{SOH} | Shift Out HIGH time | 6 | 45 | 35 | ns |
| tsoL | Shift Out LOW time | 6 | 45 | 35 | ns |
| t _{MRW} | Master Reset pulse† | 11 | 30 | 35 | ns |
| ^t MRS | Master Reset to SI | 11 | 45 | 35 | ns |

^{*}Case temperature.

†Master reset clears all the cells to the empty state, and the data outputs to a LOW state.

9

Switching Characteristics 5/67401/2

Over Operating Conditions


| SYMBOL | PARAMETER | FIGURE | MIL MIN | ITARY MAX | COMN MIN | MERCIAL MAX | UNIT |
|--------------------|-----------------------------------|--------|--|--------------|-------------|----------------|------|
| f _{IN} | Shift in rate | 1 | 7 | | 10 | | MHz |
| t _{IRL} | Shift In to input ready LOW | 1 | | 60 | | 45 | ns |
| t _{IRH} | Shift In to input ready HIGH | 1 | | 60 | | 45 | ns |
| four | Shift Out rate | 6 | 7 | | 10 | | MHz |
| t _{ORL} | Shift Out to Output Ready LOW | 6 | | 65 | | 55 | ns |
| t _{ORH} | Shift Out to Output Ready HIGH | 6 | | 70 | | 60 | ns |
| t _{OD} | Output data delay | 6 | 10 | 65 | 10 | 55 | ns |
| t _{PT} | Data throughput or "fall through" | 4, 9 | | 4 | | 3 | μs |
| ^t MRORL | Master Reset to OR LOW | 11 | A de la companya de l | 65 | | 60 | ns |
| ^t MRIRH | Master Reset to IR HIGH | 11 | | 65 | | 60 | ns |
| t _{IPH} | Input Ready pulse HIGH | 4 | 20 | | 20 | | ns |
| t _{OPH} | Output Ready pulse HIGH | 9 | 20 | | 20 | | ns |

Electrical Characteristics Over Operating Conditions

| SYMBOL | . PARAMETER TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|------------------|---|---|--|-----|-------|-------|-------|
| V _{IL} | Low-level input voltage | | | | 2. | 0.8 | ٧ |
| VIH | High-level input voltage | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | V |
| I _{IL1} | Low-level D ₀ -D ₄ , MR | V _{CC} = MAX | V _I = 0.45V | | 7 () | -0.8 | mA |
| I _{IL2} | input current SI, SO | | and the second s | | | -1.6 | mA |
| 1 _H | High-level input current | $V_{CC} = MAX$ | V _I = 2.4V | | | 50 | μА |
| 11 | Maximum input current | VCC = MAX | V _I = 5.5V | | | . 1 . | mA |
| V _{OL} | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | I _{OL} = 8mA | | | 0.5 | V |
| V _{ОН} | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OH} = -0.9mA | 2.4 | | | v |
| los | Output short-circuit current * | V _{CC} = MAX | V ₀ = 0V | -20 | 1 - 4 | - 90 | mA |
| 14.4 | | | 57/67401 | | | 160 | |
| ⁻ lcc | Supply current | V _{CC} = MAX | 5/67402 | | | 180 | mA |
| | | Inputs low, outputs open. | 5/67401A | | | 170 |] ""` |
| | | Calpato opon. | 5/67402A | | | 190 | |

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Standard Test Load



Input Pulse Amplitude = 3 V Input Rise and Fall Time 5 ns from 1 V to 2 V Measurements made at 1.5 V

Functional Description Data Input

After Power Up the Master Reset is pulsed LOW (Fig. 11) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH, the location is ready to accept data from the $D_{\rm X}$ inputs. Data then present at the four data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal cuases the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output

Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty).

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t_{PT}) or completely empty (Output Ready stays LOW for at least t_{PT}).




Figure 1. Input Timing





Figure 2. Typical Waveforms for 10 MHz Shift In Data Rate (67401/2)






Figure 3. The Mechanism of Shifting Data Into the FIFO

- (1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- Input Data is loaded into the first word
- \mathfrak{G} Input Ready goes LOW indicating the first word is full.
- The Data from the first word is released for "fall-through" to second word.
- The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 5).




Figure 4. t_{IPH} Specification

- 1)FIFO is initially full.
- 2)Shift In held HIGH.




Figure 5. Data is Shifted in Whenever Shift in and Input Ready are Both HIGH

- 1) FIFO is initially full.
- (2) Shift Out pulse is applied. An empty location start "bubbling" to the front.
- 3 Shift In is held HIGH
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.




Figure 6. Output Timing

1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B. C Data, respectively.




Figure 7. Typical Waveforms for 10 MHz Shift Out Data Rate (67401/2)

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- (2) Data in the crosshatched region may be A or B Data.




Figure 8. The Mechanism of Shifting Data Out of the FIFO.

- (1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.




Figure 9. tpT and topH Specification

- TIFO initially empty.
- 2 Shift Out held HIGH.




Figure 10. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.

- Word 63 is empty.
- (2) New data (A) arrives at the outputs (word 63).
- (3) Output Ready goes HIGH indicating the arrival of the new data.
- (4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- (5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.




Figure 11. Master Reset Timing

1 FIFO initially full.

9

| | en e |
|--|---|
| en de la companya de La companya de la co | |
| 사용 등 전 기계 전 경기 등 전 기계 등 | a de la composició de la |
| | |
| | Introduction |
| | |
| | HI REL 2 |
| | PROM 3 |
| | ROM 4 |
| | Character Generators 5 |
| | PAL® 6 |
| | HAL 7 |
| | HMSI (2) |
| | FIFO S |
| \rangle | Arithmetic Elements and Logic 10 |
| | Multipliers/Dividers |
| | Octal Interface 12 |
| | Leadless [S |
| | Die 14. |
| | General Information 15 |
| | Representatives/Distributors 15 |

Arithmetic Elements and Logic Selection Guide

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

Arithmetic and Logic Elements

| DESCRIPTION | PART NUMBER | MAX ADD TIME | MAX CARRY (OR GENERATE) TIME | PINS |
|------------------------------------|-------------|-----------------|---------------------------------|------|
| 4-bit ALU | 5/74S381 | 27 ns | 20 ns | 20 |
| 4 Group carry-look-ahead generator | 5/74S182 | | 7 ns | 16 |

Look-Up Tables

| | DESCRIPTION | PART NUMBER | MAX ACCESS TIME | PINS |
|-----------------------------|---------------------|-------------|-----------------|------|
| Sino (0° C | 20°) Look Lin Table | 6086/7 | 100 ns | 24 |
| Sine (0°-90°) Look-Up Table | | 5086/7 | 150 ns | 24 |

Arithmetic Logic Unit/ Function Generator SN54S381 SN74S381

Features/Benefits


- A Fully Parallel 4-Bit ALU in 20-Pin Package for 0.300-inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- Parallel Inputs and Outputs and Full Look-Ahead Provide System Flexibility
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:

A Minus B
B Minus A
A Plus B
and Five Other Functions

Description

The 'S381 is a Schottky TTL arithmetic logic unit (ALU)/function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. These operations are selected by the three function-select lines (S0, S1, S2). A fully carry look-ahead circuit is provided for fast, simultaneous carry generation by means of two cascade outputs (\overline{P} and \overline{G}) for the four bits in the package.

Logic Symbol




Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54S381 | J20,F20 | Military |
| SN74S381 | J20 | Commercial |

Pin Configuration

SN54S381, SN74S381



Function Table

| SE | SELECTION | | ADITUMETICA COLO ODEDATION |
|----|------------|----|----------------------------|
| S2 | S 1 | S0 | ARITHMETIC/LOGIC OPERATION |
| L | L | L | Clear † |
| Ĺ | L | Н | B minus A |
| L | Н | L | A minus B |
| L | Н | н | A plus B |
| Н | L | L | A ⊕ B |
| н | L | н | A + B |
| Н | Н | L | AB |
| Н | Н | Н | Preset †† |

- † Force all F outputs to be Lows.
- †† Force all F outputs to be Highs.

Absolute Maximum Ratings

| Supply Voltage, VCC | |
|---------------------------|------|
| Input Voltage | |
| Storage Temperature Range | |

Operating Conditions

| SYMBOL | PARAMETER | | MILITARY MIN NOM MAX | | | | COMMERCIAL | | |
|-----------------|--|----|-------------------------|-----|-----|------|------------|------|------|
| STMBUL | PARAMETER Special and the special participation of the special control of the special cont | Mi | N | MOM | MAX | MIN | NOM | MAX | UNIT |
| V _{CC} | Supply voltage | 4. | 5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| T _A | Operating free-air temperature | -5 | 5 | | 125 | 0 | | 70 | °C |

Electrical Characteristics Over operating conditions


| SYMBOL | PARAMETER | TEST | MIN TYP | MAX | UNIT | | |
|-----------------|-------------------------------|--|---------------------|-------------|-----------------|----------|-------|
| V _{IL} | Low-level input voltage | | | 0.8 | V | | |
| VIH | High-level input voltage | | | | 2 | 145 A.S. | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I | = -18mA | | | -1.2 | V |
| | | | | Any S input | | -2 | |
| IIF : | Low-level input current | V _{CC} = MAX V | ı = 0.5V | Cn | 1.15161 154 | -8 | mA |
| | | | | All others | | -6 | |
| | | | | Any S input | | 50 | |
| l _{IH} | High-level input current | V _{CC} = MAX V | ₁ = 2.7V | Cn | 18 | 250 | μA |
| | | | grafia i d | All others | | 200 | 100 |
| l _l | Maximum input current | V _{CC} = MAX V | _I = 5.5V | | en ekitaria est | 1. | mA |
| VOL | Low-level output voltage | $V_{CC} = MIN \qquad V_{IL}$ $V_{IL} = 0.8V \qquad I_{OL}$ | = 2V = 20mA | | | 0.5 | V . |
| | | V _{CC} = MIN V _{IH} | = 2V | SN54S381 | 2.4 3.4 | | |
| VOH | High-level output voltage | | 1 = -1mA | SN74S381 | 2.7 3.4 | | \ \ \ |
| los | Output short-circuit current* | V _{CC} = MAX | | | - 40 | -100 | mA |
| lcc | Supply current | V _{CC} = MAX | | | 105 | 160 | mA |

^{*} Not more than one output should be shorted at a time.


Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | FROM (INPUT) | TO (OUTPUT) | 5/74S381 TYP MAX | UNIT |
|------------------|--------------------------------|-----------------|----------------|---------------------|------|
| tp | Propagation delay time | Cn | Any F | 10 17 | ns |
| t _P | Propagation delay time | Any A or B | G | 12 20 | ns |
| tp | Propagation delay time | Any A or B | P | 11 18 | ns |
| t _{PLH} | Propagation delay, low-to-high | Ai or Bi | Fi | 18 27 | ns |
| t _{PHL} | Propagation delay, high-to-low | AIOIBI | | 16 25 | ns |
| t _P | Propagation delay time | Any S | Fi, G, P | 18 30 | ns |

Standard Test Load



16-BIT ALU (USING 74S381)



MAXIMUM DELAY OF ADDITION/SUBTRACTION.

| | 74S381 |
|------------|--------|
| 1-4 bits | 27ns |
| 5-16 bits | 44ns |
| 17-64 bits | 64ns |

10

Look-Ahead Carry Generators SN54S182 SN74S182

Description

The SN54S182, and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table below.

When used in conjunction with 74S381, 67S581, 74S181, 2901, 6701 arithmetic logic units (ALU), these generators provide high-speed carry lookahead capability for any word length. Each 'S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Logic equations for the '\$182 are:

Cn+x = G0 + P0 Cn

Cn+y = G1 +P1 G0 + P1 P0 Cn

Cn+z = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 Cn

 $\overline{G} = \overline{G3} + P3 G2 + P3 P2 G1 + P3 P2 P1 G0$

P = P3 P2 P1 P0

or

 $\overline{C}n+x = \overline{Y0}(X0 + \overline{C}n)$


 $\overline{C}n+y = \overline{Y1} [X1 + Y0 (X0 + Cn)]$

 $\overline{C}n+z = \overline{Y2} \{X2 + Y1 [X1 + Y0 (X0 + Cn)]\}$

Y = Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0)

X = X3 + X2 + X1 + X0

Pin Configuration



Ordering Information

| | PART NUMBER | PACKAGE | TEMPERATURE |
|---|-------------|---------|-------------|
| | SN54S182 | J16,F16 | Military |
| T | SN74S182 | J16 | Commercial |

Summarizing Tables

FUNCTION TABLE FOR Cn+y OUTPUT

| | IÑ | OUTPUT | | | |
|----|----|--------|--------------|----|------------------|
| Ğ1 | G0 | P1 | P0 | Cn | C _{n+y} |
| L | X | X | x | x | н. |
| X | L | L | X | X | н |
| × | X | L | L | н | Н. |
| | | | her ation | | L |

FUNCTION TABLE FOR P OUTPUT

| INPUTS P3 P2 P1 P0 | OUTPUT P |
|------------------------|-------------|
| | L |
| All other combinations | н |

FUNCTION TABLE FOR Cn+x OUTPUT

| INPUTS G0 ₱0 C _n | OUTPUT C _{n+x} |
|--------------------------------|----------------------------|
| LXX | н |
| хьн | н |
| All other combinations | L |

FUNCTION TABLE FOR G OUTPUT

| | | 11 | NPU | TS | | | OUTPUT |
|----|----|----|---------------|----|----|----|--------|
| Ğ3 | Ğ2 | Ğ1 | Ğ0 | Ē3 | Ē2 | P1 | G |
| L | X | X | X | X | x | X | L |
| X | L | X | X | L | X | X | L |
| X | X | L | X | L | L | X | L |
| X | X | X | L | L | L | L | L |
| | c | | l oth bina | | ıs | | н |

FUNCTION TABLE FOR C_{n+z} OUTPUT

| | | | IPU | | | | OUTPUT |
|----|----|----|-------|-----|----|----------------|------------------|
| Ğ2 | Ğ1 | Ğ0 | P2 | P1 | P0 | Ē _n | C _{n+z} |
| L | х | х | x | x | x | х | н |
| X | L | X | L | X | X | X | н |
| X | X | L | L | L | X | X | Н |
| X | x | X | L | L | L | н | н |
| | | | l oth | ner | | | L |

H = High Level, L = Low Level, X = Irrelevant. Any inputs not shown in a given table are irrelevant with respect to that output.

Absolute Maximum Ratings

| Supply Voltage, VCC · · · · · · · · · · · · · · · · · · | , |
|---|-----------------|
| Input Voltage | |
| Storage Temperature Range | −65°C to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY | COMMERCIAL | UNIT |
|-----------------|--------------------------------|-----------------|-------------|------|
| OT MIDOL | FANAMETEN | MIN NOM MAX | MIN NOM MAX | |
| V _{CC} | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| T _A | Operating free-air temperature | - 55 125 | 0 70 | °C |

Electrical Characteristics Over operating conditions

| SYMBOL | PARAMETER | | TEST CONDIT | IONS | MIN | TYP | MAX | TINU |
|------------------|--|--------------------------------|--|---|-----|---------|------|------|
| V _{IL} | Low-level input voltage | | | | | | 0.8 | V |
| V _{IH} | High-level input voltage | | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I = -18mA | | | | -1.2 | V |
| | | | | C _n input | | | -2 | |
| | | | | P ₃ input | | | _4 | |
| I _{IL} | Low-level input current | V _{CC} = MAX | V ₁ = 0.5V | P ₂ input | | | -6 | mA |
| TILE | 2011 lover impat duriont | | | \overline{P}_0 , \overline{P}_1 , or \overline{G}_3 input | | | -8 | '''^ |
| | | | $\overline{G}_{\!0}$ or $\overline{G}_{\!2}$ | | | -14 | | |
| | | | | G input | | | -16 | |
| | | | | C _n input | | | 50 | |
| | | | | P ₃ input | | | 100 | |
| I _I H | | V _{CC} = MAX | V 27V | P ₂ input | | | 150 | ١. |
| JIII | High-level input current | ACC - MIVY | v ₁ - 2.7v | \overline{P}_0 , \overline{P}_1 , or \overline{G}_3 input | | | 200 | μΑ |
| | | | | \overline{G}_0 or \overline{G}_2 | | | 350 | |
| | 의 기술을 시작한 기계 기계 있다. 2007년 - 1일 기계 | | | \overline{G}_1 input | | 7.5.110 | 400 | |
| Ϊ _I | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | | | 1 | mA |
| V _{OL} | Low-level output voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | V _{IH} = 2V I _{OH} = -1mA | | | | 0.5 | v |
| V | | V _{CC} = MIN | V _{IH} = 2V | SN74S182 | 2.7 | 3.4 | | |
| VOH | High-level output voltage | V _{IL} = 0.8V | I _{OL} = 20mA | SN54S182 | 2.5 | 3.4 | | V |
| los | Output short-circuit current * | V _{CC} = MAX | | | -40 | | -100 | mA |
| logi | Supply current, all outputs low | V _{CC} = MAX | See Note 1 | SN74S182 | | 69 | 109 | mA |
| CCL | Supply current, all outputs low | -00 | 2301,010 1 | SN54S182 | | 69 | 99 | IIIA |
| ССН | Supply current, all outputs high | V _{CC} = 5V | See Note 2 | | | 35 | | mA |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.


NOTES: 1. ICCL is measured with all outputs open; inputs $\overline{G}0$, $\overline{G}1$, and $\overline{G}2$ at 4.5 V; and all other inputs grounded.

^{2.} ICCH is measured with all outputs open, inputs \$\overline{P}\$3 and \$\overline{G}\$3 at 4.5 V, and all other inputs grounded.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | FROM (INPUT) | TO (OUTPUT) | TYP | MAX | UNIT |
|--------|--------------------------------|---|---------------------|-----|------|------|
| tPLH | Propagation delay, low-to-high | G0, G1, G2, G3, | Cn+x, Cn+y, | 4.5 | 7 | ns |
| tPHL | Propagation delay, high-to-low | P0, P1, P2, or P3 | or C _{n+z} | 4.5 | 7 | ns |
| tPLH | Propagation delay, low-to-high | \overline{G} 0, \overline{G} 1, \overline{G} 2, \overline{G} 3, | Ğ | 5 | 7.5 | ns |
| tPHL | Propagation delay, high-to-low | P1, P2, or P3 | * | 7 | 10.5 | ns |
| tPLH | Propagation delay, low-to-high | P0, P1, P2, or P3 | P | 4.5 | 6.5 | ns |
| tPHL | Propagation delay, high-to-low | | | 6.5 | 10 | ns |
| tPLH | Propagation delay, low-to-high | | Cn+x, Cn+y, | 6.5 | 10 | ns |
| tPHL | Propagation delay, high-to-low | Cn | or Cn+z | 7 | 10.5 | ns |

Standard Test Load



Sine (0° to 90°) Look Up Table Using a 1024 X 10 ROM (5/6255 5/6256) 5/6086 5/6087

Features/Benefits

- Input angle increments of 90°/1024 = .0879°
- 10 bit binary outputs
- . Low power dissipation. Typically 500 mw
- · Fast access time 100 ns max.
- TTL compatible

Description

The 5255/6255, 1024 words by 10 bits Read Only Memory has been customized to make a sine θ look up table (5086/6086) for $0^{\circ} \leq \theta < 90^{\circ}$. The address inputs are used to divide the first 90° quadrant into angles increments of $90^{\circ}/1024$ words or .0879°/ word. The memory outputs should be interpreted as binary weighted fractions where output 1 has a weight of 1/2 or .500,

Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| 5086/87 | J24 | Military |
| 6086/87 | J24 | Commercial |

output 2 has a weight of 1/4 or .250, and so on until output 10 which has a weight of 1/1024 or .000976. The 10 bit output code has not been rounded off so that output error will always be positive and less than 1/1024 or .0009765. Round off error, in approximating the ROM input word, must be added or subtracted to the output error. For electrical characteristics and pin out refer to 6255 specifications (in ROM section).

Example 1:

Find the sine 45°

Let X = the ROM word where sine 45° is stored

$$\frac{X}{1024 \text{ words}} = \frac{45^{\circ}}{90^{\circ}}$$

X = word 512

Word 511 has the following stored data and interpretation:

Output # 0₁ 0₂ 0₃ 0₄ 0₅ 0₆ 0₇ 0₈ 0₉ 0₁₀ Stored Data H L H H L H L H L L L (H = TTL HIGH) Binary Weight
$$\frac{1}{2}$$
 $\frac{1}{4}$ $\frac{1}{8}$ $\frac{1}{16}$ $\frac{1}{32}$ $\frac{1}{64}$ $\frac{1}{128}$ $\frac{1}{256}$ $\frac{1}{512}$ $\frac{1}{1024}$

Adding the fractions wherever an "H" appears given.

$$\frac{1}{2} + \frac{1}{8} + \frac{1}{16} + \frac{1}{64} + \frac{1}{256} = .50000 + .12500 + .06250 + .01562 + .00391 = .70507$$

Handbook Value = .70711

Our Error = .70711 - .70703 = .00008

Example 2:

Find the sine 210°

This value is in quadrant three, therefore, $\theta' = 210^{\circ} - 180^{\circ}$ or 30°

Let X = the ROM word where sine 30° is stored
$$\frac{X}{1024 \text{ words}} = \frac{30^{\circ}}{90^{\circ}}$$

X =word 341.33 (round off to word 341)

Word 341 has the following stored data and interpretation:

Adding the fractions wherever an "H" appears gives 0.49902

The sine 210°, therefore, = -.49902 with the sign generated by external logic. Note that the address 341 to which we rounded off is actually the sine 29.97°.

| 1 | Introduction | er fartyr 1 - Tan Garage (f. 1907) 1 - Tan Garage (f. 1907) | |
|----|---------------------------|--|--|
| 2 | HI REL | | |
| | PROM | | |
| | | | |
| 4 | ROM | | |
| 5 | Character Generators | | |
| 6 | PAL® | and a supplied of the property of the second | |
| 7 | HAL | | |
| 8 | HMSI | | |
| | | | |
| | FIFO | | |
| 10 | nmetic Elements and Logic | | |
| 11 | Multipliers/Dividers | | |
| 12 | Octal Interface | | |
| 13 | Leadless | | |
| 14 | Die | | |
| 15 | General Information | | |
| | | | |

Multiplier/Divider Selection Guide

The following selection guides are designed to simplify the choice of the particular function to fit the specific application.

Co-Processor Multiplier/Divider with Accumulator

| DESCRIPTION | PART NUMBER | MAX MULTIPLICATION TIME/ MAX DIVISION TIME | PINS |
|-------------|------------------|---|------|
| 8 Bits | 74S508 54S508 | .8 μs/2.2 μs | 24 |

Cray, Multipliers

| DESCRIPTION | PART NUMBER | MAX DELAY | PINS |
|----------------|-------------|-----------|------|
| | 67558-1 | 125 ns | 40 |
| 8x8 Multiplier | 57558-1 | 135 ns | 40 |
| oxo Multipliei | 67558 | 150 ns | 40 |
| | 57558 | 155 ns | 40 |

Features/Benefits

- Co-processor for enhancing the arithmetic speed of all present 8-bit microprocessors
- · Bus-oriented organization
- 24-pin package
- 8/8 or 16/8 division in less than 2.2 μsec
- 8x8 multiplication in less than .8 μsec
- 28 different multiplication instructions such as "fractional multiply and accumulate"
- 13 different divide instructions
- Self-contained and microprogrammable

Description

The SN54/74S508 ('S508) is a bus-organized 8x8 Multiplier/ Divider. The device provides both multiplication and division of 2s-complement 8-bit numbers at high speed. There are 28 different multiply options, including: positive and negative multiply, positive and negative accumulation, multiplication by a constant, and both single-length and double-length addition in conjunction with multiplication. 13 different divide options allow single-length or double-length division of a previously-generated result, division by a constant, and continued division of a remainder or quotient.

The 'S508 is a time-sequenced device requiring a single clock. It loads operands from, and presents results to, a bidirectional 8-bit bus. Loading of the operands, reading of the results, and sequential control of the device is performed by a 3-bit instruction field.


The 'S508 has the additional feature that operands and results can be either integers or fractions; when it deals with fractions, automatic scaling occurs. Results can be rounded if required, and an Overflow output indicates whenever a result is outside the normally-accepted number range.

For a simple multiplication of two operands and reading of the double-length result, the device takes five clock periods — one for initialization, and four for the actual multiplication. A typical clock period is 125 ns, which gives a multiplication time of 500 ns typical for 8x8 multiplication, plus 125 ns additionally for initialization, or 625 ns in all. More complex multiplications will take additional clock periods for loading the additional oper-; ands. A simple division operation requires 8+4=12 clock periods for a typical time of $1.5~\mu s$ (16 bits/8 bits), also plus 125 ns for initialization.


Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|-------------|---------|-------------|
| SN54S508 | TD24 | Military |
| SN74S508 | TD24 | Commercial |

Logic Symbol



Pin Configuration



11

| | | ENCE | | OPERATION | CLOCK CYCLES |
|-----|---|------|---|---|-----------------|
| | | | Α | RITHMETIC OPERATIONS | |
| | | 1 37 | 0 | X1 · Y | 5 |
| | | | 1 | -X1 · Y | 5 |
| | | | 2 | $X1 \cdot Y + K_z, K_w$ | 5 |
| | | | 3 | -X1 · Y + K _z , K _w | 5 |
| | | | 4 | K _z , K _W /X1 | 13 |
| | | 5/6 | 0 | X · Y | 6 |
| | | 5/6 | 1 | - X • Y | 6 |
| | | 5/6 | 2 | $X \cdot Y + K_z, K_w$ | 6 |
| | | 5/6 | 3 | $-X \cdot Y + K_Z, K_W$ | 6 |
| | | 5/6 | 4 | K _w /X | 14 |
| | | 5/6 | 5 | K _z /X | 14 |
| 5/6 | | 6 | 0 | X · Y · + Z | 7 |
| 5/6 | | 6 | 1 | -X · Y + Z | 7 |
| 5/6 | | 6 | 2 | $X \cdot Y + K_z \cdot 2^{-15}$ | 7 |
| 5/6 | | 6 | 3 | $-X \cdot Y + K_z \cdot 2^{-15}$ | 7 |
| 5/6 | | 6 | 4 | Z, W/X | .15 |
| 5/6 | | 6 | 5 | Z/X | 15 |
| 5/6 | 6 | 6 | 0 | $X \cdot Y + Z, W$ | . 8 |
| 5/6 | 6 | 6 | 1 | -X · Y + Z, W | 8 |
| 5/6 | 6 | 6 | 2 | X · Y + W _{sign} | 8 |
| 5/6 | 6 | 6 | 3 | -X · Y + W _{sign} | 8 |
| 5/6 | 6 | 6 | 4 | W/X | 16 |
| 5/6 | 6 | 6 | 5 | W _{sign} /X | 16 |
| 5/6 | 6 | 6 | 6 | Load X, Load Z, Load W, Load Y | 4 |
| 5/6 | 6 | 6 | 7 | Load X, Load Z, Load W, Read Z | 3 |
| | | | | READING OPERATIONS | |
| | | | 7 | Read Z | 1 |
| | | 7 | 7 | Read Z, W | 2 |
| | 7 | 7 | 7 | Read Z, W, Z | 1 |
| 7 | 7 | 7 | 7 | Read Z, W, Z, W | 4 |
| | | 5 | 7 | Round, then Read Z | 2 |
| | 5 | 7 | 7 | Round, then Read Z, W | 3 |

Figure 1 'S508 Instruction Set (Partial List)

NOTES

- 1. X,Y are input multiplier and multiplicand.
- X1 is the previous contents of the first rank of the X register, (either the old X or a new X).
- Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.
- Z, W is a double-precision number. Z is the most significant half. Z, W represents addend upon input, and product (or accumulated sum) after multiplication.
- 5. K_Z , K_W represents previous accumulator contents. K_Z is the most-significant holds
- 6. Wsign is a single-length signed number, with sign extension.
- 7. Maximum clock cycle = 125 ns for an 8-MHz clock.
- If n instruction codes are shown at the left under "instruction sequences," the number of clock cycles at the right is n+4 for multiplication and n+12 for division.
- 9. By presenting code 7 on the instruction lines at least one clock cycle before the last clock pulse of the operation cycles, the result (register Z) is available on the bus one clock earlier (see Figure 9).

| SUMMARY OF SIGNALS/PINS |
|---|
| Bidirectional data bus inputs/outputs |
| Instruction (sequential control) input |
| Instruction (sequential control) inputs |
| Clock pulse input |
| Chip activation input |
| Output enable input |
| Master reset input |
| Arithmetic overflow output |
| Arithmetic-operation completion output |
| |

Description (continued)

The 'S508 device uses standard low-power Schottky technology, requires a single +5V power supply, and is fully TTL compatible. Bus inputs require at most 250 μA input current, and control and clock inputs require at most 1 mA input current. Bus outputs are three-state, and are capable of sinking 8 mA at the low logic level. The 'S508 is available in both commercial-temperature and military-temperature ranges, in a 24-pin dual-in-line ceramic package.

Device Operation

The 'S508 contains four 8-bit working registers. Y is the multiplier register; X is the multiplicand and divisor register; W is the least-significant half of a double-length accumulator, and holds the least-significant half of the product after a multiplication operation, or the remainder after a division operation; and Z is the most-significant half of this same accumulator. In addition to these registers, there is a high-speed arithmetic unit which performs addition, subtraction, and shifting steps in order to accomplish the various arithmetic operations; a loading sequencer; and a PLA control network.

Operands are loaded into the working registers in time sequence at each clock period, under the control of this sequencer. The chip-activation signal GO must be LOW in order to begin the loading process and continue to the next step in the loading operation. If GO is continually held HIGH, the 'S508 remains in a wait state with its outputs held in their high-impedance states. so that the other devices attached to the bus may drive it. In this condition, the 'S508 does not respond to any codes on its instruction inputs; in effect, it does not "wake up" until GO goes LOW. Also, GO may change only when the clock input CK is HIGH. After all of the operands are loaded, the 'S508 jumps to the multiply routine, or to the divide routine, and performs the required operations as indicated in Figure 1. After 5 clock periods for a simple multiply or 13 clock periods for a simple divide, for example, the device is ready to place the result on the bus in time sequence.




Figure 2 Transition Diagram for the 'S508 Multiplier/Divider

KEY:

The numbers inside the circles indicate the *state* of the 'S508 multiplier/divider. These states are represented by a four-bit state counter, where A is the least-significant bit of this state counter and D is the most-significant bit. These four bits are available externally on the 'S508.

The next state of the 'S508 is a function of the present state and the instruction lines. For example if the 'S508 is at state 0 and the instruction is 0, 1, 2, or 3, then the next state is state 4 (multiply instruction); if the instruction is 4, the next state is state 5 (divide instruction); and so forth. The instructions which take the 'S508

from one state to another are indicated by the numbers written next to the state-transition path lines. "0123," for instance, implies that *any* of instructions 0, 1, 2, or 3 will take the 'S508 along the path marked "0123."

"X" next to a path implies that the path will be followed regardless of the value of the instruction inputs at that time. In other words, for the purpose of state transitions, X means "don't care." There are cases, however, where the particular instruction used may affect when the contents of the registers are available on the bus — see Figures 9 and 10 for contrasting examples of how this effect operates.

Three instruction inputs I₀, I₁, I₂, which may change only when the clock input CK is HIGH, select the required function and drive the sequencer from state to state. Thus, the action of the multiplier/divider at any clock period is a function of the machine state and the state of the control inputs. Figure 2 shows the multiply/divide state table, and all possible operations. After a Read or Round operation, the machine is driven back to state 0, and a new sequence of arithmetic operations is assumed. If a chain operation is being performed, such as accumulation of products, state 0 is bypassed, and loading of an operand or jumping to the next arithmetic operation occurs at the end of the

previous arithmetic operation — at state 8 for a multiplication instruction, or at state 10 for a division instruction.

Register X is a dual-rank register, which allows the loading of an operand X during the multiplication or division process. If the machine enters the loading sequence and a new X operand has not been loaded, then the machine proceeds with the previously-loaded X, denoted in this text as "X1." This loading-while-processing capability allows a cycle to be saved during "chained" calculations, and also allows multiplication and division by a constant. (See Figure 13). (continued next page)

Figures 3 and 4 show the codes and durations for the 41 different possible arithmetic operations. These operations can be concatenated in strings to perform complicated 2s-com-

plement arithmetic operations at high-speed. Rounding and reading of results can be performed after any operation. Figure 5 is a block diagram of the 'S508 8x8 Multiplier/Divider.

(continued page after next)

| | E٠ | | |
|--|----|--|--|
| | | | |
| | | | |

| OPERATION | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | |
|--|----------|-----|----|----------|------------|------------|---------------------------------------|---------------------------------------|---|--|
| | INS CODE | 0 | | | | 7 | | | | |
| X1 · Y | BUS | Y | MU | LTIPL | Y | | 1. T. 0.2 T. 0.7 | | | |
| V4 V | INS CODE | 1 | | LTIDI | DIV. | | | | | |
| -X1 · Y | BUS | Υ | MU | LTIPL | LY | | | | | |
| V1 . V + V V | INS CODE | 2 | | | | | | | | |
| $X1 \cdot Y + K_Z, K_W$ | BUS | Y | MU | LTIPL | Υ | | | | | |
| V4. V . IZ . IZ | INS CODE | 3 | | LTIDI | | | 1 | | | |
| $-X1 \cdot Y + K_Z, K_W$ | BUS | Y | MU | LTIPL | Y | | | y. | | |
| х • Ү | INS CODE | 5/6 | 0 | NAL I | TIDI | v | · · · · · · · · · · · · · · · · · · · |] | | |
| | BUS | Х | Υ | IVIU | LTIPL | 1 | |] | | |
| çon sanı ile | INS CODE | 5/6 | 1 | MIL | LTIPL | v 1 | | | | |
| <u> </u> | BUS | X | Υ | IVIO | | 1 | | | | |
| X • Y + K _Z , K _W | INS CODE | 5/6 | 2 | MULTIPLY | | | | | | |
| X 1 1 1/2; NW | BUS | X | Υ | WIOLITEI | | | | | | |
| $-X \cdot Y + K_Z, K_W$ | INS CODE | 5/6 | 3 | MULTIPLY | | | | | | |
| | BUS | X | Υ | IVIC | | ļ | | | | |
| X • Y + Z | INS CODE | 5/6 | 6 | 0 | MULTIPLY | | | | | |
| | BUS | X | Z | Υ | IVIO | | | | | |
| -X • Y + Z | INS CODE | 5/6 | 6 | 1 | 1 MULTIPLY | | | | | |
| | BUS | X | Z | Y | 1010 | | . ' | | 1 | |
| $X \cdot Y + K_7 \cdot 2^{-7}$ | INS CODE | 5/6 | 6 | 2 | MII | LTIPL | V | | | |
| , <u></u> | BUS | X | | Υ | | | ., | | | |
| $-X \cdot Y + K_7 \cdot 2^{-7}$ | INS CODE | 5/6 | 6 | 3 | ми | LTIPL | v | | | |
| | BUS | X | | Υ | | | | | | |
| $X \cdot Y + Z, W$ | INS CODE | 5/6 | 6 | 6 | 0 | МП | LTIPL | Υ | | |
| | BUS | X | Z | W | Υ | | | 1 | | |
| -X • Y + Z, W | INS CODE | 5/6 | 6 | 6 | 1 | MULTIPLY | | | | |
| | BUS | X | Z | W | Υ | | | · · · · · · · · · · · · · · · · · · · | | |
| X·Y + W _{sign} | INS CODE | 5/6 | 6 | 6 | 2 | MU | LTIPL | Υ | | |
| | BUS | X | | W | Υ | Y | | | | |
| -X ⋅ Y + W _{sign} | INS CODE | 5/6 | 6 | 6 | 3 | 3 MULTIPLY | | | | |
| · · · · · · · · · · · sign | BUS | X | _ | W | Υ | .,,, | | • | | |

Figure 3 Multiplication Codes and Times for 8x8 Multiplication in the 'S508

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

3) W_{sign} is a single-length signed number, with sign-extension as needed.

K_Z·2⁻⁷ is a single-length signed number comprising the most-significant half of the previous double-length product and here gets added in at the least-significant end of the new result.

⁴⁾ Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.

| | 45. | | | · · | | | | | IIME | -SLU | 1 | | | | | | |
|----------------------|----------|-----|--------|--------|------------|------|------|---|------|-----------------|-------|----|--|----------|------|----------|-------|
| OPERATION | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| K K /V | INS CODE | 4 | DIV | IDE | | | | | | | | | - | | | | |
| K_Z , K_W/X_1 | BUS | | l Div | IDE | | | | | | | | | | | | | |
| K (V | INS CODE | 5/6 | 4 | DIV | UDE | | | | - 1 | | | - | | | | 10 | |
| K _W /X | BUS | Х | - ; | DIVIDE | | | . 19 | | 1 | | | | | | | | |
| K /V | INS CODE | 5/6 | 5 | Di | IDE | | | | | | | | Page 1 | | |] | |
| K _Z /X | BUS | X | DIVIDE | | | | | | | ' | | | | | | | |
| 7 W/V | INS CODE | 5/6 | 6 | 4 | DIV | /IDE | | | | | | | | | | | |
| Z, W/X | BUS | X | Z | W | DIV | IDE | | | | 9 1 19 1 191 | | | domento. La la participa de la propertional | | | ' | ' |
| 7/V | INS CODE | 5/6 | 6 | 5 | DIV | /IDE | | | | y | 11.78 | | 1 1 7 | Salahan. | 34.1 | | |
| Z/X | BUS | Х | Z | _ | DIV | IDE | | | | | | | | | | | 10 Po |
| WALL | INS CODE | 5/6 | 6 | 6 | 4 | DIV | /IDE | | | | | | | | 200 | | |
| W/X | BUS | Х | | w | - | יוט | IDE | | | | | | | | | <u> </u> | 1 |
| W . /Y | INS CODE | 5/6 | 6 | 6 | 5 | DIV | UDE | | | | | | | | | .85.55 | |
| W _{sign} /X | BUS | Х | 0 | W | w — DIVIDE | | | | | | | 1 | | | | | |

Figure 4 Division Codes and Time for 16/8 Division in 'S508

- NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).
 - 2) Fractional division divides a 31-bit 2s-complement number in 1 clock period less than integer division.
 - 3) W sign is a single-length signed number, with sign-extension as needed.
 - 4) Division operation W_{sign}/X requires that the Z register be initialized with all-zero contents at the time Z is loaded.
 - 5) Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions, one of which does fractional arithmetic and one of which does integer arithmetic.




Figure 5 Internal Architecture of the 'S508

Multiplication

The 'S508 provides 2s-complement 8-bit multiplication, and can also accumulate previously-generated double-length products. No time penalty is incurred for accumulation, since the machine accumulates while the multiplication operation is proceeding. In addition to accumulation, the device can add into a product either a single-length or a double-length number. It can also use a previously-loaded operand as a constant, so that constant multiplication and accumulation is possible.

One key feature is the ability to perform both positive multiplications and negative multiplications, again without any speed penalty. This feature allows complex-arithmetic multiplications to be programmed with very little overhead. Another important feature is the ability to work with either fractions or integers.

Division

The 'S508 also provides a range of division operations. A double-length number in Z,W is divided by X; the result Q is stored in Z, and the remainder R in W. Again all numbers are in the 2s-complement number representation, with the most significant bit of an operand (whether single-length or double-length) having a negative weight. In order to facilitate repeated division, with the multiple-length quotient always keeping the same sign, the remainder is always the same sign as the dividend. Fractional or integer operation is possible, and division and multiplication operations can be concatenated. For example, the operations (AxB)/C,(A+B)/C can easily be performed. The dividend can be any previously-generated result — product, quotient, or remainder; or it may be a double-length or single-length signed operand.

Reading Results

The result of an arithmetic operation, or of a string of operations, can be read onto the 8-bit bus if the machine is at the end of an operation or at the start of a new sequence. The read operation requires that the \overline{GO} signal be held LOW so that the information is read out onto the bidirectional bus, when code 7 is specified. (See Figure 6.) Since there is a double-length accumulator Z,W, reading can take two cycles. First, register Z is read during a division operation. After another clock has been received, if code 7 is still present, the least-significant half of the product from the W register is placed on the bus, or likewise the remainder if a division operation had been performed.

If the 'S508 is instructed to perform a read operation during the loading sequence, then the sequence is broken and the machine is forced back to state 0 ready to start the sequence again. Continual read operations at state 0 just swap the contents of register Z and W.

The "S508 has a direct master reset input $\overline{\text{MR}}$. Alternatively, initialization of the S508 can also easily be performed by continually presenting instruction code 7, which after a maximum of 13 clock periods forces the machine back to state 0.

Integer and Fractional Arithmetic

The 'S508 can work with either fractional or integer number representations. When working with integers, all numbers are scaled from the least-significant end and the least-significant bit is assumed to have a weight of 2^0 . For integer multiplication, accumulation, and division, all numbers are scaled from this least-significant weight, and results are correct if interpreted in this manner. The double-length register Z,W can therefore hold numbers in the range -2^{15} to $+2^{15}-1$; the operands X and Y, and single-length results, are in the range -2^7 to $+2^7-1$.

When working with fractions, the machine automatically performs scaling so that input operands and results have a consistent format. All numbers in the fractional representation are scaled from the most significant end, which has a weight of -2^0 (negative). The binary point is one place to the right of this most-significant bit, so that the next bit has a weight of 2^{-1} . The double-length register Z,W therefore holds numbers in the range -1 to $+1-2^{-15}$ and the operands X and Y and single-length results are in the range -1 to $+1-2^7$. Since automatic scaling occurs, the product of two numbers always has the least-significant bit as a 0, unless an accumulation is performed with the least-significant bit being a 1.

During a chain operation with the partial results not being read onto the bus, the 'S508 will stay in either the fractional or integer mode. At the start of a sequence of operations, fractional or integer operation is designated by loading operands using instruction code 5 or instruction code 6 respectively.

Mixed fractional and integer arithmetic is also possible, by redefining the weight of the least-significant or most-significant bits. However, care must be exercised, due to the automatic scaling feature, when fractional arithmetic is programmed.

Rounding

Rounding can be performed on the result of a multiplication or division. Generally rounding would only be called out during fractional operation, but nothing in the '\$508 precludes forming a rounded result during integer arithmetic.

Rounding for multiplication provides the best single-length most-significant half of the product. Rounding occurs at the end of a multiplication, and is performed instead of a Load or Read operation when a code 5 is specified, instead of a code 7, to get from state 8 or state 10 back to state 0. (See Figure 2; also, note that this mode of operation precludes "stealing" a cycle according to the method illustrated in Figure 9). The 'S508 looks at the most-significant bit of the least-significant half of the product W₇ and adds 1 to the most-significant half of the product at the least-significant end if W₇ is a 1. After the operation, the 'S508 is in state 0, so that the rounded product can be read, and the W register is clear.

Rounding for division is performed by forcing the least-significant bit of the quotient in Z to a 1 unless the division is exact (remainder is zero). This method of rounding causes a slightly higher variance in the result than having an additional iterative division operation, but is considerably easier to perform. Again, after rounding the 'S508 goes to state 0, so that a read operation can be performed, and the W register is clear.

Overflow

The 'S508 has an overflow output OVR which is cleared prior to each operation, and is set during an operation if the product or quotient goes outside the normally-accepted range.

For multiplication, overflow can only occur if the most negative number in the operand range is used: (-1)x(-1)=+1, which cannot be held in the 'S508's internal registers. Overflow can more easily occur during either positive or negative accumulation of products. For fractional arithmetic, if the product or accumulation goes outside the range of -1 to $+1-2^{-15}$, then the overflow flipflop will be set.

Overflow may also occur during division if the quotient goes outside the generally-accepted number range of –1 to +1–2 $^{-7}$ during fractional operation. This would occur if the divisor is less than the dividend, or equal to the dividend if a positive quotient is being generated. For integer arithmetic the numbers must be scaled by $2^7.$




Figure 6 'S508 Internal Circuitry of "GO" Line and Three-State-Enable.

During the beginning and ending states (0, 8, and 10) if the "GO" line (\overline{GO}) is logic HIGH then the machine will be in a wait state until \overline{GO} goes to logic LOW.




Figure 7 Interfacing the 'S508 to an 8-bit Microprocessor

Figure 7 shows the block diagram of a minimum 8-bit microprocessor system with its arithmetic capabilities enhanced by the use of a 'S508 8x8 multiplier/divider. The relatively small number of instruction lines (only 3) of the 'S508 provides a unique way to control the multiplier/divider. As may be seen from Figure 7, these three instruction lines are assigned to the three leastsignificant bits (LSBs) of the address bus, while the remaining address bits are decoded by a Programmable Array Logic (PAL®) circuit to determine when the multiplier/divider is selected. For example, suppose the 'S508 is assigned address 100; then any address in the range of 100-107 will enable the 'S508 (i.e., the GO line is LOW). Thus, if the address is 100 the 'S508 instruction is 0; if the address is 106 the 'S508 instruction is 6; and so forth.

Absolute Maximum Ratings

| Supply Voltage, VCC | | |
|--------------------------|------|-------------------|
| Input Voltage | | |
| Off-state output voltage | | |
| Storage temperature | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | FIGURE | MIN | IILITAF TYP | RY MAX | COM | MMERO TYP | CIAL MAX | UNIT |
|-------------------|--------------------------------------|--------|-----|----------------|-----------|------|--------------|---------------------|------|
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| fMAX | Clock frequency | 8 | 5 | 8 | | 6 | 8 | in or The second | MHz |
| tCWP | Positive clock pulse width | 8 | 90 | 45 | | 70 | 45 | | ns |
| tCWN | Negative clock pulse width | 8 | 60 | 35 | | 50 | 35 | | ns |
| t _{BS} | Bus set-up time for inputting data * | 8 | 60 | 30 | | 50 | 30 | | ns |
| t _{BH} | Bus hold time for inputting data * | 8 | 45 | 30 | | 35 | 25 | | ns |
| tINSS | Instruction setup time | 8 | 10 | -5 | | 10 | -5 | | ns |
| t _{INSH} | Instruction hold time | 8 | 20 | 5 | | 20 | 5 | | ns |
| TA | Operating free-air temperature | | -55 | | 125† | 0 . | | 75 | °C |

^{*}During operations when the bus is being used to input data.

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CONDI | TIONS | MIN | TYP | MAX | UNIT |
|-----------------|-------------------------------|--|--------------------------------|-----|-----|------|------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| VιΗ | High-level input voltage | 1 | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN I _I = -18mA | 4 | | | -1.5 | ٧ |
| | Low-level input current | VCC = MAX V ₁ = 0.5V | B ₀ -B ₇ | | | -250 | μА |
| IL I | Low-level input current | V _{CC} = MAX V _I = 0.5V | All other inputs | | | -1 | mA |
| I _H | High-level input current | V _{CC} = MAX V _I = 2.4V | | | | 250 | μΑ |
| I _I | Maximum input current | V _{CC} = MAX V _I = 5.5V | | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN I _{OL} = 8mA | | | 0.3 | 0.5 | ٧ |
| VOH | High-level output voltage | V _{CC} = MIN I _{OH} = -2mA | | 2.4 | | | V |
| los | Output short-circuit current* | V _{CC} = MAX V _O = 0V | | -10 | | -90 | mA |
| | | V - MAY | SN54S508 | | 300 | 400 | mA |
| 'cc | Supply current | V _{CC} = MAX | SN74S508 | | 300 | 380 | |

^{*} Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.


[†] Case temperature.

Switching Characteristics

Over Operating Conditions

| SYMBOL | PARAMETER | | FIGURE | MILITAR MIN TYP | Y MAX | | MERO TYP | CIAL MAX | UNIT | |
|---------------------------------------|--|--|------------|--------------------|----------|-----------------|-------------|-------------|------|--|
| t _{BO} | Bus output delay for outputting data* | | | 70 | 120 | distribution of | 70 | 95 | ns | |
| t _{PXZ} Output disable delay | From I ₀ -I ₂ to bus | | 40 | 70 | | 40 | 65 | | | |
| | Output disable delay | From EN, GO to bus | | 20 | 50 | 77 FEB. | 20 | 40 | ns | |
| | Outrust anable delay | From I ₀ -I ₂ to bus | The second | 45 | 90 | and the second | 45 | 80 | | |
| ^t PZX | Output enable delay | From EN, GO to bus | | . 25 | 55 | gerger viscon | 25 | 45 | ns | |
| tOVR | Overflow output delay | The state of the s | 8 | 70 | 120 | | 70 | 95 | ns | |
| ^t DN | Done output delay | A Commence | 8 | 30 | 90 | a Agent and | 30 | 70 | ns | |

^{*}During operations when the bus is being used to output data.



NOTE: $\overline{\text{GO}}$ and $I_0 - I_2$ can change only when CK is high.

Figure 8 Timing diagram of the 'S508

Timing

Standard Test Load

Timing waveforms are shown in Figure 8. Specific instruction timing examples are shown in Figures 9 through 13.






Figure 9 Instruction Timing Example #1: Load X, Load Y, Multiply, Read Z, Read W. By presenting code 7 on the instruction lines at least one clock cycle before the last clock pulse of the operation cycles, it is possible to "steal"one clock cycle and get the result during time-slots 6 and 7. This procedure does not affect the path taken through the state diagram of Figure 1.

NOTES: Register Z is read at the same time that the "done" signal is set. If the instruction remains at code 7 after time-slot 7, the contents of registers Z and W are swapped each cycle.

^{# &}quot;Any code" means code 0 through 7.




Figure 10 Instruction Timing Example #2: Repeat: "Load X, Load Y, Multiply, Read Z, Read W".

NOTE: The instruction lines may be changed only when CK is high.

#"Any code" means code 0 through code 7.




Figure 11 Instruction Timing Example #3: Load X, Load Y, Multiply, Read Z, Read W. This timing diagram corresponds to Table 1. Only after the "Done" signal is set (after four clock pulses of the operation cycles), the result is read — Z during time-slot 7, and W during time-slot 8.

NOTE: If code 7 is given (instead of code 0 through 6), the first data that is read from the bus after the DONE signal is set (time-slot 7) is W and not Z. However, Z is read at time-slot 8. "Any code except 7" means code 0 through code 6.




Figure 12 Instruction Timing Example #4: Load X, Load Y, Multiply, Wait, Read Z, Read W.

NOTE

[&]quot;Any code except 7" means code 0 through code 6.




Figure 13 Instruction Timing Example #5: Sum of Products

NOTES: This sequence of operations is suitable for use when reading is to be done only at the very end of the operation sequence. New X and Y values are loaded during the time that the previous multiplication is being performed. See Programming Example #3 for

$$\sum_{i=1}^{N} X_i \cdot Y_i$$

#"Any code" means code 0 through code 7.

11

Programming Samples

In the following examples assume that each line with a separate instruction corresponds to one clock pulse. Instruction codes are 0, 1, 2, 3, 4, 5, 6, 7 and x according to the usage explained in the key to Figure 2.

Programming Example 1 Calculating X · Y (A · B)

Programming Example 2

INST 7

Calculating X1 · Y (A · C)

X1 is a previous multiplier value. It was previously loaded (in example 1) with A.

READ W = 8 LSB OF (A·B)

Programming Example 3

Calculating
$$\sum_{i=1}^{N} X_i \cdot Y_i \quad (A \cdot B + C \cdot D + E \cdot F + ...)$$

In this case we read only after N multiplications. A new X_{i+1} is loaded during the multiplication process for X_iY_i . Assume N = 3.

The sequence of instructions and operations for calculating

$$\begin{array}{c} \sum\limits_{i \, = \, 1}^{i} X_{i} \cdot Y_{i} \; \mathrm{is:} \; \left(A \cdot B + C \cdot D + E \cdot F \right) \\ \\ i \, = \, 1 \\ \\ \\ N \, = \, 1 \\ \\ \begin{cases} & \text{INST } 6 \quad X \leftarrow A \\ & \text{INST } 0 \quad Y \leftarrow B \\ & \text{INST } X \quad \text{MULT} \\ & \text{INST } 2 \quad Y \leftarrow D \\ & \text{INST } X \quad \text{MULT} \\ & \text{INST } 6 \quad \text{MULT and LOAD } X \leftarrow E \\ & Z \leftarrow 8 \; \text{MSB of } (C \cdot D + A \cdot B) \\ & W \leftarrow 8 \; \text{LSB of } (C \cdot D + A \cdot B) \\ & W \leftarrow 8 \; \text{LSB of } (C \cdot D + A \cdot B) \\ & \text{INST } X \quad \text{MULT} \\ & \text{INST } X \quad \text{MULT and} \\ & \text{READ } Z = 8 \; \text{MSB of } (E \cdot F + C \cdot D + A \cdot B) \\ & \text{INST } X \quad \text{READ } W = 8 \; \text{LSB of } (E \cdot F + C \cdot D + A \cdot B) \\ & \text{INST } X \quad \text{READ } W = 8 \; \text{LSB of } (E \cdot F + C \cdot D + A \cdot B) \\ & \text{INST } X \quad \text{MULT} \\ & \text{INST } X \quad \text{MULT } \\ & \text{INST } X \quad \text{MULT} \\ & \text{$$

Programming Example 4

number.

Multiplication plus a constant (A · B + Constant (16 bits))

Assume that the constant is a 16-bit 2s-complement

X ← A INST 6 INST 6 Z - C LOAD 8 MSB of constant INST 6 W ← D LOAD 8 LSB of constant INST 0 Y ← B INST X MULT) INST X MULT Perform A · B + (Z, W) MULT ! INST X MULT and READ Z = 8 MSB of $(A \cdot B + (C, D))$ INST 7 W = 8 LSB of (A · B + C, D) INST 7 READ

Programming Example 5

Double-precision multiplication ((A, B) · (C, D))

It is possible, using the 74S508, to multiply two numbers having up to 14 significant bits each.

Let S1 be the sign bit of the multiplier;

A be the 7 most-significant bits of the multiplier; and

B be the 7 least-significant bits of the multiplier.


S1 must be *duplicated* into the sign bit which goes with the 7 least significant bits, since the 7 most-significant bits and the 7 least-significant bits are used independently as two 2s-complement numbers.

Likewise let S2 be the sign bit of the multiplicand;

C be the 7 most-significant bits of the multiplicand;

and
D be the 7 least-significant bits of the multiplicand.

S2 must be duplicated into the sign bit of the least-significant half in this case also, just as S1 was. The final result consists of a sign bit, plus 28 significant numeric bits, plus three "empty" bit positions. Such double-precision multiplication is common in floating-point operations. The following example will illustrate:



```
INST 6
            X ← B
                                                                                      NO-OP
                                                                         INST 6
INST 0
            Y \leftarrow D
                                                                         INST 2
                                                                                      Y \leftarrow C
INST X
            MULT
                                                                         INST X
                                                                                      MULT :
INST X
            MULT
                        Perform X·Y
                                                                         INST X
                                                                                      MULT
                                                                                                  Perform X·Y + K<sub>7</sub>·2<sup>-7</sup>
INST X
            MULT /
                                                                         INST X
                                                                                      MULT
INST 6
            MULT and LOAD X - D
                                                                         INST 7
                                                                                      MULT and READ part 4 of the final result.
            Z = 8 MSB of B \cdot D
                                                                                      Z = 8 MSB of
                                                                                      (A \cdot C + (B \cdot C + (A \cdot D + (B \cdot D) \cdot 2^{-7})) \cdot 2^{-7})
            W = 8 LSB of B·D
            W = part 1 of final result and can be read now
                                                                         INST 7
                                                                                      READ part 3 of the final result.
INST 6
            NO-OP
                                                                                      W = 8 LSB of
            Y \leftarrow A
INST 2
                                                                                      (A \cdot C + (B \cdot C + (A \cdot D + (B \cdot D) \cdot 2^{-7})) \cdot 2^{-7})
INST X
            MULT
INST X
            MULT
                        Perform X·Y + K<sub>7</sub>·2<sup>-7</sup>
                                                                         Programming Example 6
INST X
            MULT
                                                                         Dividing a 16-bit number by an 8-bit number ((B, C)/A)
INST 6
            MULT and LOAD X - C
            Z = 8 \text{ MSB of } (A \cdot D + (B \cdot D) \cdot 2^{-7})
                                                                         INST 6
                                                                                      X \leftarrow A
            W = 8 LSB of (A \cdot D + (B \cdot D) \cdot 2^{-7})
                                                                                      Z -B
                                                                         INST 6
            When B·D is shifted right 7 places, the sign bit
                                                                         INST 4
                                                                                      W-C
            S3 is extended.
                                                                         INST X
            Y - B
INST 2
                                                                         INST X
            MULT
INST X
                                                                         INST X
            MULT
                        Perform X·Y + (K<sub>7</sub>, K<sub>W</sub>)
INST X
                                                                         INST X
            MULT 1
INST X
                                                                         INST X
INST 6
            MULT and LOAD X - A
                                                                                      Perform Division (Z, W)
                                                                         INST X
            Z = 8 \text{ MSB of } (B \cdot C + (A \cdot D + (B \cdot D) \cdot 2^{-7}))
                                                                         INST X
                                                                         INST X
                                                                         INST X
                                                                         INST X
            W = 8 LSB of (B·C + (A·D + (B·D) \cdot 2^{-7}))
                                                                         INST X
                                                                                      DIVIDE and READ the quotient Z = \frac{(B, C)}{\Delta}
                                                                         INST 7
                                                                                      READ the remainder W of \frac{(B, C)}{A}
                                                                         INST 7
            W = part 2 of the final result and can be read now.
```

8 x 8 Multiplier 57/67558 57/67558-1

U.S. Patent 4153938

Features/Benefits

- Industry Standard
- · Easy to Use; Combinatorial
- . Unsigned, Signed, or Mixed Multiplication
- Rounding Inputs for Signed or Unsigned Operation
- . Three-State Outputs for Bus Operation
- High Speed 125 ns Max


Ordering Information

| PART NUMBER | PACKAGE | TEMPERATURE |
|----------------|----------|-------------|
| 57558, 57558-1 | J40, F42 | Military |
| 67558, 67558-1 | J40, F42 | Commercial |


Description

The 57558/67558 is a high speed 8 x 8 combinatorial Multiplier which can multiply two eight-bit unsigned or signed 2s complement numbers and generate the sixteen-bit unsigned or signed product. Each input operand X and Y has an associated Mode control line, XM and YM respectively. When a Mode control line is at a Low logic level the operand is treated as an unsigned eight-bit number while if the Mode control is at a High logic level the operand is treated as an eight-bit signed 2s complement number. Two additional inputs RS and RU allow the addition of a bit in the multiplier array at the appropriate bit positions for rounding signed or unsigned fractional numbers. The most significant product bit is available in both True and Complement form to assist in expansion to larger signed multipliers. The product outputs are three-state, controlled by an active Low Output Enable which allows several Multipliers to be connected to a parallel bus or be used in a pipelined system. The device uses a single +5V power supply and is packaged in a standard 40-pin DIP.

Pin Configuration



Logic Symbol




Switching Characteristics

Over operating conditions

| SYMBOL | PARAMETER | DEVICE | TYP | MAX | UNIT |
|------------------|--|--------------------------------------|--------------------------|--------------------------|------|
| ^t PXZ | Delay from OE to S High Impedance State | 67558 57558 67558-1 57558-1 | 30 30 30 30 | 40 50 40 50 | ns |
| ^t PZX | Delay from OE to S Active State | 67558 57558 67558-1 57558-1 | 30 30 30 30 | 40 50 40 50 | ns |
| t _{PD1} | Delay from Y, X to S ₀₋₄ | 67558 57558 67558-1 57558-1 | 80 80 80 80 | 135 140 115 125 | ns |
| ^t PD2 | Delay from Y, X to S ₅₋₁₅ , S ₁₅ | 67558 57558 67558-1 57558-1 | 100 100 100 100 | 150 155 125 135 | ns |

Standard Test Load




Functional Description

The 57558/67558 Multiplier is an 8 x 8 combinatorial logic array capable of multiplying numbers in unsigned, signed 2s complement, or mixed notation. Each eight-bit input operand X and Y has associated with it a mode control which determines whether the array treats the number as signed or unsigned. If the mode control is at a High Logic level then the operand is treated as a 2s complement number with the most significant bit having a negative weight, while if the mode control is at a Low Logic level then the operand is treated as an unsigned number.

The multiplier provides all 16 product bits generated by the multiplication. For expansion during signed or mixed multiplication the most significant product bit has both true and complement available. This allows an adder to be used as a

Timing Waveform



subtractor in many applications and eliminates the need for SSI circuits.

Two inputs, Rs and Ru, are additional inputs to the array which allow the addition of a bit at the appropriate positions in the array so as to provide rounding to the best signed or unsigned fractional eight-bit result. These inputs can also be used for rounding in larger multipliers.

The product outputs of the multiplier are controlled by an active Low Output Enable control. When this control is at a Low Logic level the multiplier outputs are active, while if the control is at a High Logic level then the outputs are placed in a high-impedance state. This three-state capability allows multipliers to be placed on a common bus and also allows pipelining of multiplications for higher speed systems.

11

Absolute Maximum Ratings

| Supply Voltage, V _{CC} | 7V |
|---------------------------------|-------------------|
| Input Voltage | |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY MIN NOM MAX | COMMERCIAL MIN NOM MAX | UNIT |
|--------|--------------------------------|-------------------------|---------------------------|------|
| Vcc | Supply voltage | 4.5 5 5.5 | 4.75 5 5.25 | V |
| TA | Operating free-air temperature | - 55 125† | 0 75 | °C |

[†]Case temperature

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------------------|-----------------------|------------------------|-----|-----|------|------|
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| v _{IH} | High-level input voltage | | | 2 | - | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | ٧ |
| 'ıL | Low-level input current | V _{CC} = MAX | V _I = 0.5V | | 400 | -1 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V ₁ = 2.4V | | | 100 | μΑ |
| l ₁ | Maximum input current | V _{CC} = MAX | V _I ≡ 5.5V | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN | I _{OL} = 8mA | | | 0.5 | ٧ |
| V _{OH} | High-level output voltage | V _{CC} = MIN | I _{OH} = -2mA | 2.4 | | | ٧ |
| ^I OZL | | V MAY | V _O = 0.5V | | | -100 | μА |
| lozh | Off-state output current | V _{CC} = MAX | V _O = 2.4V | | | 100 | μΑ |
| los | Output short-circuit current* | V _{CC} = MAX | V _O = 0V | -10 | | -90 | mA |
| lcc | Supply current | V _{CC} = MAX | | | 180 | 280 | mA |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Rounding

Multiplication of two n-bit operands results in 2n-bit product ^T. Therefore, in n-bit system it is necessary to convert the double-length product into a single-length product. This can be accomplished by truncating or rounding. The following examples, illustrate the difference between the two conversion techniques in decimal arithmetic.

$$39.2 \rightarrow 39$$

 $39.6 \rightarrow 39$ Truncating
 $39.2 + 0.5 = 39.7 \rightarrow 39$
 $39.6 + 0.5 = 40.1 \rightarrow 40$ Rounding

Obviously, rounding maintains more precision then truncating, but it may take one more step to implement. The additional step involves adding one-half of the weight of the single length LSB to the MSB of the discarded part e.g. in decimal arithmetic round-

ing 39.28 to one decimal point is accomplished by adding 0.05 to the number and truncating the LSB.

$$39.28 + 0.05 = 39.33 \rightarrow 39.3$$

The situation in binary arithmetic is quite similar, but two cases need to be considered; signed and unsigned data representation. In signed multiplication, the two MSBs are identical (except when both operands are -1) therefore, the best single length product is shifted one position to the right with respect to the unsigned multiplications. Figure 1 illustrates these two cases for the 8x8 multiplier. In the signed case, adding one-half of the S7 weight is accomplished by adding 1 in bit position 6, and in the unsigned case 1 is added to bit position 7. Therefore, the 67558 multiplier has two rounding inputs, $R_{\rm S}$ and $R_{\rm U}$. Thus, to get a rounded single length result the appropriate R input is tied to VCC (logic one) and the other R input is grounded. If double length result is desired both R inputs are grounded.




Figure 1. Rounding the Result of Binary Fractional Multiplication.

(b) In unsigned notation the best 8-bit product, is the most significant half of the product, corrected by adding "1" to bit position S7.

⁽a) In signed (2's complement) notation, the MSB of each operand is the sign bit, and the binary point is to the right of the MSB. The resulting product has a redundant sign bit and the binary point is to the right of the second MSB of the product. The best eight-bit product is from S₁₄ through S₇, and rounding is performed by adding "1" to bit position S₆.

[†] In general: multiplication of M-bit operand by N-bit operand results in M + N bit product.

Signed Expansion

The most significant product bit has both true and complement outputs available. When building larger signed multipliers the partial products except at the lower stages are signed numbers. These unsigned and signed partial products must be added together to give the correct signed product. Having both the true and complement of the most significant product bit available assists in this addition. For example, say that two signed partial products must be added and MSI adders are used; we then have the situation of adding together the Carry from the previous adder stage plus the addition of the two negative most significant partial product bits. The result of adding these variables must be a positive sum and a negative carry (borrow). The equations for this are:

$$S = A \oplus B \oplus C$$

$$C_0 = AB + BC + CA$$

where C is the Carry In and A and B the sign bits of the two partial products.

ROUNDED RESULT

Now an adder produces the equations:

$$C_0 = AB + BC + CA$$

Examining these equations it can be seen that if the inversion of A and B are used then the adder produces the inversion of the negative carry since

$$AB + B\overline{C} + \overline{C}A = \overline{AB} + BC + C\overline{A}$$

and the sum remains the same.

16 x 16 Two's Complement Multiplication

The 16-bit X operand is broken into two 8-bit operands (Xn-X7 and Xa-X15), and so is the Y operand. Since the situation is that of a cross product, four partial products are generated as follows:

$$\label{eq:AB} \begin{split} A &= X_L * Y_L \\ B &= X_L * Y_H \\ C &= X_H * Y_L \\ D &= X_H * Y_H \end{split}$$

where the subscript L stands for bits 0-7, and the subscript H stands for bits 8-15.

Expanding in two's complement multiplication requires a sign extension of the B and C partial products. Thus, B₁₅ and C₁₅ need to be extended eight positions to the left (to align with D₁₅). In this approach two more adders are required. But the complement of the MSB (S₁₅) on the 67558 can be used to save these two adders. The Figure shows the implementation of such a 16x16 signed two's complement multiplication.




Figure 2. 16 x16 Two's Complement Signed Multiplication.

| | | | | | | | | | | | | | | | | X15 | X14 | X13 | X12 | X11 | X10 | X9 | X8 | X7 | Х6 | Х5 | X4 | ХЗ | X2 | Х1 | X ₀ |
|-----|-----|-----|-----------------|-----------------|-----------------|-----------------|-----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----|----------------|----------------|----|------------|----------------|----------------|----------------|
| | | | | | | | | | | | | | | | | Y15 | Y14 | Y13 | Y12 | Y11 | Y ₁₀ | Y9 | Y8 | Y7 | Y6 | Y5 | Y4 | Y 3 | Y2 | Υ1 | Y ₀ |
| | | | | | | | | B ₁₅ | B ₁₄ | B ₁₃ | B ₁₂ | B11 | B ₁₀ | Bg | B8 | В7 | В6 | B5 | В4 | Вз | B ₂ | B1 | Во | | | | | | | | |
| D15 | D14 | D13 | D ₁₂ | D11 | D ₁₀ | Dg | D8 | D7 | D ₆ | D ₅ | D4 | Dз | D ₂ | D ₁ | D ₀ | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | Аз | A ₂ | A ₁ | Ao |
| | | | | | | | | C ₁₅ | C14 | C ₁₃ | C ₁₂ | C11 | C ₁₀ | C9 | C8 | C7 | C ₆ | C ₅ | C4 | Сз | C ₂ | C ₁ | C ₀ | | | | | | | | |
| S31 | S30 | S29 | S ₂₈ | S ₂₇ | S26 | S ₂₅ | S24 | S ₂₃ | S22 | S ₂₁ | S ₂₀ | S ₁₉ | S ₁₈ | S ₁₇ | S16 | S ₁₅ | S ₁₄ | S ₁₃ | S ₁₂ | S ₁₁ | S ₁₀ | Sg | S ₈ | S7 | S ₆ | S ₅ | S4 | S3 | S ₂ | S ₁ | S ₀ |
| _ | _ | _ | _ | | | _ | _ | _ | | _ | _ | 100 | _ | | _ | | | | | | | | | | | | | | | | |

Figure 3. Unsigned Expansions of the 8x8 Multiplier to 16x16 Multiplication.

| | Introduction | | | |
|------------|---|-----------|--|--|
| | ULDEL | | | Angeleiche Gereiche G |
| 2 | HI REL | | | |
| ϵ | PROM | | | |
| 4 | ROM | | | |
| 5 | Character Generators | | | |
| Chips. | | | 기 - 이 기가 글라는 왕인 기가 - 이는 사람들의 사람이 | |
| 6 | PAL® | | | |
| 7 | MEAL | | | |
| 8 | HMSI | | 보기는 동생 한 경우. 1 | |
| 9 | FIFO | | | |
| 70 | Arithmetic Elements and Logic | Λ | | |
| 11 | | | Andrew Control of the | |
| 15.4.71 | Octal Interface | | | |
| | | | | |
| 18 | Leadless | | | |
| 14 | Die | | | |
| 15 | General Information | | | |
| 176 | Representatives/Distributors | | | |
| | # p 7 | | | |
| | | | 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | |
| | a san rendamenta menamban keraja keraja di Karaja dan penganakan pelanti di Anjaka Mandalah dan perhabi di Kar Karaja keraja keraja keraja keraja keraja keraja di Karaja dan penganakan pelanti di Anjaka Mandalah dan keraja | | | |

Octal Interface Selection Guide

| FUNCTION | POWER | POLARITY | FEATURE | PART NUMBER | | | |
|--|--|------------------|----------------------|-------------|----------------|--|--|
| FUNCTION | POWER | POLARITY PEATORI | | COMMERCIAL | MILITARY | | |
| | | | _ | SN74LS244 | SN54LS244 | | |
| | | | | SN74LS241 | SN54LS241 | | |
| | | Non-invert | Schmitt Trigger | SN74LS344 | SN54LS344 | | |
| | LS | | Schmitt Trigger | SN74LS341 | SN54LS341 | | |
| | LS LS | | | SN74LS210 | SN54LS210 | | |
| D. 46 | | | <u> </u> | SN74LS240 | SN54LS210 | | |
| Buffer | | Invert | Schmitt Trigger | SN74LS310 | SN54LS310 | | |
| | | | Schmitt Trigger | SN74LS340 | SN54LS340 | | |
| | | | - | SN74S244 | SN54S244 | | |
| | S | Non-invert | | SN74S241 | SN54S241 | | |
| | | | | SN74S210 | SN54S210 | | |
| | | Invert | - | SN74S240 | SN54S240 | | |
| A CONTRACTOR OF THE CONTRACTOR | A Company of the Comp | | | SN74LS245 | SN54LS245 | | |
| Transceiver | LS | Non-invert | _ | SN74LS645 | SN54LS645 | | |
| | | | 48mA I _{OL} | SN74LS645-1 | - <u></u> | | |
| | 1.0 | Non-invert | | SN74LS373 | SN54LS373 | | |
| | LS | Invert | _ | SN74LS533 | SN54LS533 | | |
| Latch | | Non-invert | - · · · . | SN74S373 | SN54S373 | | |
| | S | Non-invert | 32mA I _{OL} | SN74S531 | - , | | |
| | | Invert | <u> </u> | SN74S533 | SN54S533 | | |
| | | mvert | 32mA IOL | SN74S535 | <u> </u> | | |
| | A SAME OF THE SAME | | Master Reset | SN74LS273 | SN54LS273 | | |
| | LS | Non-invert | _ | SN74LS374 | SN54LS374 | | |
| | LO | | Clock Enable | SN74LS377 | SN54LS377 | | |
| Register _ | | Invert | - | SN74LS534 | SN54LS534 | | |
| 10910101 | | Non-invest | | SN74S374 | SN54S374 | | |
| | | Non-invert | 32mA I _{OL} | SN74S532 | | | |
| | S | 1 | | SN74S534 | SN54S534 | | |
| | | Invert | 32mA I _{OL} | SN74S536 | _ | | |

Conversion Guide — Monolithic Memories Interface Part Numbers

OLD → NEW

| Old 57/67 | New SN54/74 | Description | | | | |
|--------------|----------------|---------------------------------------|--|--|--|--|
| 'LS300 | 'LS340 | Octal Buffer, Invert, Schmitt Trigger | | | | |
| 'LS301 | 'LS341 | Octal Buffer, Schmitt Trigger | | | | |
| 'LS304 | 'LS344 | Octal Buffer, Schmitt Trigger | | | | |
| 'LS376 | 'LS534 | Octal Register, Invert | | | | |
| 'LS380 | 'LS533 | Octal Latch, Invert | | | | |
| 'S373 | 'S531 | Octal Latch, Hi-Drive | | | | |
| 'S374 | 'S532 | Octal Register, Hi-Drive | | | | |
| 'S376 | 'S534 | Octal Register, Invert | | | | |
| 'S378 | 'S536 | Octal Register, Invert, Hi-Drive | | | | |
| 'S380 | 'S533 | Octal Latch, Invert | | | | |
| 'S382 | 'S535 | Octal Latch, Invert, Hi-Drive | | | | |

NEW → OLD

| New SN54/74 | Old 57/67 | Description |
|----------------|--------------|---------------------------------------|
| 'LS340 | 'LS300 | Octal Buffer, Invert, Schmitt Trigger |
| 'LS341 | 'LS301 | Octal Buffer, Schmitt Trigger |
| 'LS344 | 'LS304 | Octal Buffer, Schmitt Trigger |
| 'LS533 | 'LS380 | Octal Latch, Invert |
| 'LS534 | 'LS376 | Octal Register, Invert |
| 'S531 | 'S373 | Octal Latch, Hi-Drive |
| 'S532 | 'S374 | Octal Register, Hi-Drive |
| 'S533 | 'S380 | Octal Latch, Invert |
| 'S534 | 'S376 | Octal Register, Invert |
| 'S535 | 'S382 | Octal Latch, Invert, Hi-Drive |
| 'S536 | 'S378 | Octal Register, Invert, Hi-Drive |

Octal Buffers

SN54/74LS210 SN54/74S210 SN54/74LS240 SN54/74LS241 SN54/74LS244

SN54/74S240 SN54/74S241 SN54/74S244

Features/Benefits

- . Three-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- · Ideal for microprocessor interface
- Complementary-enable '210 and '241 types combine multiplexer and driver functions

Description

These octal buffers provide high speed and high current interface capability for bus organized digital systems. The threestate drivers will source a termination to ground (up to 133Ω) or sink a pull-up to V_{CC} as in the popular $220\Omega/330\Omega$ computer peripheral termination. The PNP inputs provide improved fan-in with 0.2 mA III on the low-power Schottky buffers and 0.4 mA IIL on the Schottky buffers.


The '240 and '244 provide inverting and non-inverting outputs respectively with assertive low enables. The '210 and '241 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceive or multiplexer operation.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

Ordering Information

| PART NUMBER | PKG | ТЕМР. | ENABLE | POLARITY | POWER |
|------------------------|------------|------------|--------------|----------|-------|
| SN54LS210 SN74LS210 | J,F N,J | mil com | HIGH- LOW | | |
| SN54LS240 SN74LS240 | J,F N,J | mil com | LOW | Invert | LS |
| SN54LS241 SN74LS241 | J,F N,J | mil com | HIGH- LOW | Non- | |
| SN54LS244 SN74LS244 | J,F N,J | mil com | LOW | invert | |
| SN54S210 SN74S210 | J,F N,J | mil com | HIGH- LOW | | |
| SN54S240 SN74S240 | J,F N,J | mil com | LOW | Invert | s |
| SN54S241 SN74S241 | J,F N,J | mil com | HIGH- LOW | Non- | |
| SN54S244 SN74S244 | J,F N,J | mil com | LOW | Invert | |

Logic Symbols



SKINNYDIP is a registered trademark of Monolithic Memories

Absolute Maximum Ratings

| Supply Voltage VCC |
|----------------------------------|
| Supply Voltage VCC |
| Off-state output voltage 5.5v |
| Storage temperature65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY MIN TYP MAX 4.5 5 5.5 | | | CON | UNIT | | |
|---------|--------------------------------|--------------------------------|----------|-----|------|------|------|------|
| STINDOL | FANAMEJEN. | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| T_A | Operating free-air temperature | -55 | . Little | 125 | 0 | 1.47 | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PAR | METER | TEST CO | NDITIONS | М | ILITA | RY | COM | MER | CIAL | UNIT |
|------------------|---------------|--|--|---|-----|-------|----------|-------------|--------|----------|-------|
| 01111002 | , ,,,, | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 120, 00 | | MIN | TYP | MAX | MIN | TYP | MAX | Olvii |
| V _{IL} | Low-level inp | out voltage | | , | | | 0.7 | | | 0.8 | V |
| V _{IH} | High-level in | put voltage | | | 2 | | | 2 | | | ٧ |
| VIC | Input clamp | voltage | V _{CC} = MIN, | I ₁ = -18mA | | | -1.5 | | - 1 | -1.5 | V |
| ΔV_{T} | Hysteresis (| V _{T+} -V _T) | V _{CC} = MIN | | 0.2 | 0.4 | an level | 0.2 | 0.4 | VI 1850. | V |
| 11L | Low-level in | put current | V _{CC} = MAX, | V ₁ = 0.4V | | | -0.2 | | | -0.2 | , mA |
| ¹ IH | High-level in | put current | V _{CC} = MAX, | V ₁ = 2.7V | | | 20 | | | 20 | μΑ |
| l _l | Maximum in | out current | V _{CC} = MAX, | V ₁ = 7V | | | 0.1 | | | 0.1 | mA |
| V | Low-level ou | tnut voltage | $V_{CC} = MIN,$ $V_{IL} = MAX,$ | I _{OL} = 12mA | | | 0.4 | 2.4 | | 0.4 | V |
| VOL | Low-level ou | ipui voitage | V _{IH} = 2V | I _{OL} = 24mA | | | | | | 0.5 | |
| | | | V _{CC} = MIN, | I _{OH} = -3mA | 2.4 | 3.4 | | 2.4 | 3.4 | - 1,150 | 65.7 |
| VOH | High-level or | ıtput voltage | V _{IL} = 0.5V, | I _{OH} = -12mA | 2 | 7.5 | 1 - 1 | | thing. | of Marie | V |
| | | | V _{IH} = 2V | I _{OH} = -15mA | | | 1 11 1 1 | 2 | 7/46 × | | |
| ^I OZL | Off-state out | out current | V _{CC} = MAX, V _{IL} = MAX, | V _O = 0.4V | | | -20 | | | -20 | μΑ |
| ^I OZH | on state out | pat darront | V _{IH} = 2V | V _O = 2.7V | | | 20 | | | 20 | μΑ |
| los | Output short | -circuit current * | V _{CC} = MAX | | -40 | | -225 | -40 | 0.75 | -225 | mA |
| | | Outputs | | LS210, LS240 | | 17 | 27 | | 17 | 27 | |
| 1 1 1 1 1 1 1 | | High | il intiti | LS241, LS244 | | 17 | 27 | | 17 | 27 | |
| ¹cc | Supply | Outputs | V _{CC} = MAX, | LS210, LS240 | | 26 | 44 | | 26 | 44 | mA |
| - 50 | Current | Low | Outputs open | LS241, LS244 | | 27 | 46 | 3 11 1 | 27 | 46 | |
| | | Outputs | | LS210, LS240 | | 29 | 50 | Surviva and | 29 | 50 | |
| | | Disabled | | LS241, LS244 | | 32 | 54 | 9.27 | 32 | 54 | |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics VCC = 5 V, TA = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | LS2 MIN | 10, LS TYP | S240 MAX | L 2 7 2 | 1, LS TYP | S244 MAX | UNIT |
|------------------|----------------------|--|---------------|---------------|-------------|---------------------------------------|--------------|-------------|------|
| ^t PLH | Data to Output dolay | | | 9 | 14 | | 12 | 18 | ns |
| †PHL | Data to Output delay | $C_1 = 45pF R_1 = 667\Omega$ | | 12 | 18 | | 12 | 18 | ns |
| t _{PZL} | Output Enable delay | CL - 45PF HL - 60/11 | | 20 | 30 | 111.35 | 20 | 30 | ns |
| t _{PZH} | Output Enable delay | and the second of the second o | in a state of | 15 | 23 | - Mark 1995 | 15 | 23 | ns |
| tPLZ | | 0 5 5 5 0 2070 | | 15 | 25 | Art St. | 15 | 25 | ns |
| t _{PHZ} | Output Disable delay | $C_{L} = 5pF R_{L} = 667\Omega$ | | 10 | 18 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 10 | 18 | ns |

Absolute Maximum Ratings

| Supply Voltage VCC | |
|--------------------------|----------------|
| Input Voltage | 5.5V |
| Off-state output voltage | 5.5V |
| Storage temperature | -65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY CO | | | | MMER | CIAL | UNIT |
|--------|--------------------------------|-------------|-----|-------|------|------|------|------|
| | FANAMETEN | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| TA | Operating free-air temperature | -55 | | 125 * | 0 | - 11 | 75 | °C |

^{*}The SN54S241/244J operating at free air temperature above 116° C requires a heat sink such that R_{#CA} is not more than 40° C/W.

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMET | TED | TEST CO | NDITIONS | N | IILITAF | RY | CO | MMER | CIAL | UNIT | |
|------------------|---|--------------------|---|-------------------------|-------------------------|---------|------|-----|-------|----------|------|--|
| STMBUL | PARAME | IER | IEST CO | NDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNI | |
| VIL | Low-level input vo | oltage | 1.0 | | | | 0.8 | | · · · | 0.8 | V | |
| VIH | High-level input v | oltage | | | 2 | | | 2 | | | V | |
| ViC | Input clamp voltage | ge | V _{CC} = MIN | I ₁ = -18mA | | | -1.2 | | | -1.2 | V | |
| ΔV_{T} | Hysteresis (V _{T+} - | -V _T _) | V _{CC} = MIN | | 0.2 | 0.4 | | 0.2 | 0.4 | | V | |
| Lu | Low-level | Any A | V _{CC} = MAX | V _I = 0.5V | | 1 1 | -0.4 | | | -0.4 | | |
| li L | input current | Any E | ACC - MINY | \ \V - 0.5V | | | -2 | | | -2 | mA | |
| l _{IH} | High-level input c | urrent | V _{CC} = MAX | V ₁ = 2.7V | | | 50 | | | 50 | μΑ | |
| l ₁ | Maximum input c | urrent | V _{CC} = MAX | V ₁ = 5.5V | | | 1 | | | 1 | mA | |
| v _{OL} | Low-level output | voltage | V _{CC} = MIN V _{IL} = 0.8V | I _{OL} = 48mA | | | 0.55 | | | | V | |
| - OL | | | V _{IH} = 2V | I _{OL} = 64mA | | | | | - | 0.55 | | |
| | | | V _{CC} = MIN | I _{OH} = -1mA | | | | 2.7 | | | | |
| V _{ОН} | High-level output | voltago | V _{IL} = 0.8V | I _{OH} = -3mA | 2.4 | 3.4 | | 2.4 | 3.4 | <u> </u> | 1 V | |
| 0,, | nigh-level output | voitage | | V _{IH} = 2V | I _{OH} = -12mA | 2 | | | | | | |
| | | | | I _{OH} = -15mA | | | | 2 | | | | |
| ŀozl | Off-state output c | urrent | $V_{CC} = MAX$ $V_{IL} = 0.8V$ | V _O = 0.5V | | | -50 | | | -50 | μΑ | |
| ^l ozh | | | V _{IH} = 2V | V _O = 2.4V | | | 50 | | | 50 | μΑ | |
| los | Output short-circu | uit current † | V _{CC} = MAX | | -50 | | -225 | -50 | | -225 | mA | |
| | , , , , , , , , , , , , , , , , , , , | Outputs | | S210,S240 | | 80 | 123 | | 80 | 135 | | |
| | | High | | S241,S244 | | 95 | 147 | | 95 | 160 | | |
| ¹ cc | Supply Current | Outputs | V _{CC} = MAX | S210,S240 | | 100 | 145 | | 100 | 150 | ^ | |
| | Supply Culterit | Low | Outputs open | S241, S244 | | 120 | 170 | | 120 | 180 | mA | |
| | | Outputs | | S210,S240 | | 100 | 145 | | 100 | | | |
| | | Disabled | | S241,S244 | | 120 | 170 | | 120 | 180 | † 54 | |

†Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | S2 MIN | 210, S2 TYP | 240 MAX | S241, S MIN TYP | 244 MAX | UNIT |
|------------------|----------------------|---|-----------|----------------|------------|--------------------|------------|------|
| ^t PLH | D-t- t- 0. t- t d-l- | | | 4.5 | 7 | 6 | 9 | ns |
| tPHL | Data to Output delay | | | 4.5 | 7 | 6 | 9 | ns |
| ^t PZL | | C_L = 50pF R_L = 90 Ω | | 10 | 15 | 10 | 15 | ns |
| tozu | Output Enable delay | S210 | | 6.5 | 12 | 8 | 12 | ns |
| ^t PZH | | S240 | | 0.0 | 10 | | 12 | ns |
| ^t PLZ | 0.4-10:-11-11 | C = 5-5 B = 000 | | 10 | 15 | 10 | 15 | ns |
| ^t PHZ | Output Disable delay | C_L = 5pF R_L = 90 Ω | | 6 | 9 | 6 | 9 | ns |

Octal Buffers with Schmitt Triggers

SN54/74LS310 SN54/74LS341 SN54/74LS340 SN54/74LS344

Features/Benefits

- Schmitt trigger guarantees high noise margin
- . 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Ideal for microprocessor interface
- Complementary-enable '310 and '341 types combine multiplexer and driver functions
- Pin-compatible with SN54/74LS210/240/1/4 can be direct replacement in systems with noise problems

Ordering Information

| PART NUMBER | PKG | TEMP. | ENABLE | POLARITY | POWER |
|----------------|-----|-------|--------|----------|-------|
| SN54LS310 | J,F | mil | HIGH- | | |
| SN74LS310 | N,J | com | LOW | | |
| SN54LS340 | J,Ė | mil | LOW | Invert | |
| SN74LS340 | N,J | com | LOW | | LS |
| SN54LS341 | J,F | mil | HIGH- | | |
| SN74LS341 | N,J | com | LOW | Non- | |
| SN54LS344 | J,F | mil | LOW | invert | |
| SN74LS344 | N,J | com | 2011 | an year | |

Description


In addition to the standard Schottky and low-power Schottky octal buffers, Monolithic Memories provides full hysteresis with a "true" Schmitt-trigger circuit. The improved performance characteristics are designed to be consistent with the SN54/74LS14 hex Schmitt-trigger and guarantee a full 400 mV noise immunity. The Schmitt-trigger operation makes the LS buffers ideal for bus receivers in a noisy environment.


The octal buffers provide high-speed and high-current interface capability for bus-organized digital systems. The PNP inputs

provide improved fan-in with 0.2 mA I $_{\rm IL}$. The '340 and '344 provide inverting and non-inverting outputs respectively, with assertive-low enables. The '310 and '341 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceiver or multiplexer operation.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®

Logic Symbols





SKINNYDIP is a registered trademark of Monolithic Memories

Monolithic MM Memories

Absolute Maximum Ratings

| Supply Voltage VCC | ٠.,. | | | V. 4.34. | .y. S. A | 7V |
|--------------------------|----------|------|------|----------|---|-------------------|
| Input Voltage | | | | | · · · · · · · · · · · · · · · · · · · | 7V |
| Off-state output voltage | | | | | | 5.5V |
| Storage temperature | | | | | | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITAR | łΥ | COM | UNIT | |
|---------|--------------------------------|---------|-----|------|---------|------|
| STMIBUL | FANAMEIEN | MIN TYP | MAX | MIN | TYP MAX | UNIT |
| VCC | Supply voltage | 4.5 5 | 5.5 | 4.75 | 5 5.25 | V, |
| TA | Operating free-air temperature | -55 | 125 | 0 | 75 | °,C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | DADA | METER | TEST CO | NOITIONS | М | ILITA | RY. | COI | MMER | CIAL | UNIT |
|------------------|----------------|-----------------------------------|-----------------------------------|-------------------------|----------------|-----------|--------|--------|-----------------------------------|---------|-------|
| STWIBOL | FARA | MEIEN | TEST CO | NDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| V _{T+} | Positive thres | hold voltage | VCC = 5V | | 1.5 | 1.7 | 2.0 | 1.5 | 1.7 | 2.0 | ٧ |
| V _T – | Negative thre | shold voltage | VCC = 5V | | 0.6 | 0.9 | 1.1 | 0.6 | 0.9 | 1.1 | V |
| V _{IC} | Input clamp v | oltage | V _{CC} = MIN, | I _I = -18mA | and the second | | -1.5 | | स्थान सर्वेद्धारेत अस्तर संभाग | -1.5 | V |
| ΔV_{T} | Hysteresis (V | T ₊ -V _{T_}) | V _{CC} = 5V | | 0.4 | 0.8 | | 0.4 | 0.8 | | ٧ |
| IL | Low-level inp | ut current | V _{CC} = MAX, | V _I = 0.4V | | | -0.2 | | | -0.2 | mA |
| ЧH | High-level inp | out current | $V_{CC} = MAX,$ | V ₁ = 2.7V | | | 20 | | 43.1 | No. | μΑ |
| l _l | Maximum inp | ut current | V _{CC} = MAX, | V _{1 = 7} V | | Sec. 3. | 0.1 | | | 0.1 | mA |
| V _{OL} | Low-level out | put voltage | $V_{CC} = MIN,$ $V_{T+} = 2V,$ | I _{OL} = 12mA | | | 0.4 | - 6.3 | , is | 0.4 | V |
| , OL | | | | I _{OL} = 24mA | | * 13 3 | | | 5 20 5 3 5 5 5 | 0.5 | 50 K |
| | | 1.000 | V _{CC} = MIN, | I _{OH} = -3mA | 2.4 | 3.4 | Mary A | 2.4 | 3.4 | 17. 4 | 1.57 |
| VOH | High-level ou | tput voltage | $V_{T+} = 2V$, | I _{OH} = -12mA | 2 | 1000 | 100 | 2 | 1.00 | 1000 | ٧ |
| 36 F 80 | et al afig | and the second | V _T _ = 0.6V | I _{OH} = -15mA | | 1-11 | 181111 | 2 | 12.3 | 738 1 7 | 10.00 |
| IOZL | Off-state outp | ut current | $V_{CC} = MAX,$ $V_{T+} = 2V,$ | V _O = 0.4V | | | -20 | | | -20 | μΑ |
| lozh , | | | V _{T-} = 0.6V | V _O = 2.7V | | | . 20 | | | 20 | μΑ |
| los | Output short- | circuit current * | VCC = MAX | | -40 | | -225 | -40 | | -225 | mA |
| | | Outputs | e especialis | LS310, LS340 | 25 G 4 | 17 | 27 | 1075 | 651 7 1 | 27 | |
| | | High | | LS341, LS344 | 3.1349 | 18 | 35 | | 18 | 35 | |
| 'cc | Supply | Outputs | V _{CC} = MAX, | LS310, LS340 | | 26 | 44 | 5 - c | 26 | 44 | mA |
| | Current | Low | Outputs open | LS341, LS344 | | 32 | 46 | Party. | 32 | 46 | |
| | | Outputs | | LS310, LS340 | | 29 | 50 | | 29 | 50 | |
| | | Disabled | | LS341, LS344 | - 1.44 | 34 | 54 | | 34 | 54 | Li ai |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | LS310, LS340 MIN TYP MAX | LS341, LS344 MIN TYP MAX | UNIT |
|------------------|--|---|-----------------------------|-----------------------------|------|
| t _{PLH} | Data to Output dalay | | 19 25 | 19 25 | ns |
| tPHL | Data to Output delay | C _L = 45pF R _L = 667Ω - | 19 25 | 19 25 | ns |
| ^t PZL | Output Englis dolor | | 32 40 | 25 40 | ns |
| ^t PZH | Output Enable delay | | 23 35 | 24 35 | ns |
| ^t PLZ | ्रा । विकास स्ट्री एक निकार ने देखा स्थल संदिक्ता का स्ट्रीस एको स | $C_1 = 5pF R_1 = 667\Omega$ | 18 30 | 21 30 | ns |
| t _{PHZ} | Output Disable delay | OL - 361 H - 66/11 | 15 25 | 18 25 | ns |

12

Octal Transceiver SN54/74LS245

Features/Benefits

- 3-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- Symmetric -- equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Ideal for microprocessor interface
- Pin-compatible with SN54/74LS645 -- improved speed, I_{1L} and I_{OZI} specifications

Ordering Information

| PART NUMBER | TYPE | ТЕМР | POLARITY | POWER |
|----------------|------|------|----------|-------|
| SN54LS245 | J, F | mil | Non- | |
| SN74LS245 | N,J | com | invert | LS |

Description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (Ē) can be used to disable the device so that the buses are effectively isolated. All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

Function Table

| ENABLE E | DIRECTION CONTROL DIR | OPERATION |
|-------------|-----------------------------|--|
| | L H • | B data to A bus A data to B bus Isolated |

Logic Symbol



Absolute Maximum Ratings

| Supply Voltage VCC | |
|--------------------------|---------------|
| | |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | MILITARY | | | COMMERCIAL | | | |
|--------|--------------------------------|----------|-------|------|------------|------|------|--|
| | PARAMETER STORY | MIN TY | P MAX | MIN | TYP | MAX | UNIT | |
| vcc | Supply voltage | 4.5 5 | 5.5 | 4.75 | ,5 | 5.25 | ٧ | |
| TA | Operating free-air temperature | -55 | 125 | 0 | | 75 | °C | |

Electrical Characteristics Over Operating Conditions

| CVMBOL | PARAMETER | | TEST OO | TEST CONDITIONS | | ILITA | ₹Y. | CO | 11117 | | |
|-----------------|----------------------------|---|------------------------------------|-------------------------|-------|--------|------|---------------|----------|------|------|
| SYMBOL | PAHA | MEIEK | TEST COI | NUTTIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VIL | Low-level inp | ut voltage | | | | , | 0.7 | 250 m 1734 | 4,9740 | 0.8 | ٧ |
| VιΗ | High-level inp | out voltage | | | 2 | | | 2 | | 15.4 | V |
| V _{IC} | Input clamp v | oltage | V _{CC} = MIN, | l _j = -18mA | | | -1.5 | 18 9/21/2 | 1.36 | -1.5 | ٧ |
| ΔV _T | Hysteresis (V | ′T ₊ -V _{T_}) A or B | V _{CC} = MIN | | 0.2 | 0.4 | | 0.2 | 0.4 | | V |
| 1L | Low-level inp | ut current | V _{CC} = MAX, | V _I = 0.4V | | | -0.2 | | | -0.2 | mA |
| ΉΗ | High-level inp | out current | V _{CC} = MAX, | V _I = 2.7V | | | 20 | | | 20 | μΑ |
| ц | Maximum | A or B | V _{CC} = MAX, | V _I = 5.5V | | | 0.1 | | | 0.1 | |
| 1 | input current | DIR or E | | V _I = 7.0V | | | 0.1 | | 100 | 0.1 | mA |
| V _{OL} | Low-level out | nut voltage | $V_{CC} = MIN,$ $V_{IL} = MAX,$ | I _{OL} = 12mA | 1.752 | 0.25 | 0.4 | 31 p. | 0.25 | 0.4 | V |
| VOL | LOW ICVCI OU | put voltage | V _{IH} = 2V | I _{OL} = 24mA | | | | | 0.35 | 0.5 | |
| | | | V _{CC} = MIN, | I _{OH} = -3mA | 2.4 | 3.4 | | 2.4 | 3.4 | | |
| VOH | High-level ou | tput voltage | V _{IL} = MAX, | I _{OH} = -12mA | 2 | | | 2 | | | V |
| | | | V _{IH} = 2V | I _{OH} = -15mA | | | | 2 | ig a s | | |
| IOZL | Off-state outp | out current | $V_{CC} = MAX,$ $V_{IL} = MAX,$ | V _O = 0.4V | | \$4. T | -200 | 11750 5 1. | | -200 | μΑ |
| lozh | | | V _{IH} = 2V | V _O = 2.7V | | | 10 | | 196 g. 1 | 10 | μΑ |
| los | Output short- | circuit current * | V _{CC} = MAX | | -40 | | -225 | -40 | | -225 | mA |
| | | Outputs High | | | | 48 | 70 | | 48 | 70 | |
| 'cc | Supply Outputs Current Low | V _{CC} = MAX, Outputs open | | | 62 | 90 | | 62 | 90 | mA | |
| | | Outputs Disabled | | | | 64 | 95 | | 64 | 95 | |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics VCC = 5 V, TA = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | A to B DIRECTION MIN TYP MAX | | | B to A DIRECTION MIN TYP MAX | | | UNIT |
|------------------|----------------------|---|------------------------------|----|----|------------------------------|----|----|------|
| t _{PLH} | B 6 | | | 8 | 12 | | 8 | 12 | ns |
| ^t PHL | Data to Output delay | C _L = 45pF R _L = 667Ω | | 8 | 12 | | 8 | 12 | ns |
| t _{PZL} | Output Enable delay | | | 27 | 40 | | 27 | 40 | ns |
| t _{PZH} | Output Enable delay | | | 25 | 40 | | 25 | 40 | ns |
| t _{PLZ} | | | | 15 | 25 | | 15 | 25 | ns |
| t _{PHZ} | Output Disable delay | $C_L = 5pF$ $R_L = 667\Omega$ | | 15 | 25 | | 15 | 25 | ns |

Octal Transceivers SN54/74LS645 SN74LS645-1

Features/Benefits

- 3-state outputs drive bus lines
- Low current PNP inputs reduce loading
- . Symmetric equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Ideal for microprocessor interface
- SN74LS645-1 rated at I_{OL} = 48 mA

Ordering Information

| PART NUMBER | TYPE | TEMP | POLARITY | POWER |
|----------------|------|------|----------|-------|
| SN54LS645 | J,F | mil | Non- | |
| SN74LS645 | N,J | com | invert | LS |
| SN74LS645-1 | N,J | com | mivert | |

Description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{E}) can be used to disable the device so that the buses are effectively isolated. All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

Function Table

| ENABLE Ē | DIRECTION CONTROL DIR | OPERATION |
|-------------|-----------------------------|-----------------|
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolated |

Logic Symbol



Absolute Maximum Ratings

| Supply Voltage VCC | |
|--------------------------|---------------|
| Input Voltage | <u></u> |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| CVMBOI | SYMBOL PARAMETER | | ILITAF | ìY . | COI | UNIT | | |
|--------|--------------------------------|-----|--------|------|------|------|------|------|
| SYMBOL | | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| CVMDOL | DAD4 | METER | TEST SS | NOITIONO | N | ILITAF | łΥ | COMMERCIAL | | | LINUT |
|------------------|-------------------|--|--|-------------------------|-----------------|--------|-------|-----------------|------|------|-------|
| SYMBOL | PARA | METER | IESI COI | TEST CONDITIONS | | | MAX | MIN | TYP | MAX | UNIT |
| ۷ _{IL} | Low-level inp | out voltage | | | | | 0.5 | | | 0.6 | ٧ |
| VIH | High-level in | out voltage | | | 2 | | | 2 | | | ٧ |
| V _{IC} | Input clamp | voltage | V _{CC} = MIN, | l _j = -18mA | | | -1.5 | | | -1.5 | ٧ |
| | Hysteresis (\ | / _{T+} -V _{T_}) A or B | V _{CC} = MIN | | 0.1 | 0.4 | | 0.2 | 0.4 | | ٧ |
| ΊL | Low-level inp | out current | V _{CC} = MAX, | V ₁ = 0.4V | | | -0.4 | | | -0.4 | mA |
| ΊΗ | High-level in | out current | V _{CC} = MAX, | V ₁ = 2.7V | | - | 20 | | | 20 | μΑ |
| Ι _Ι | Maximum inp | out current | V _{CC} = MAX, | V ₁ = 5.5V | | | 0.1 | | | 0.1 | mA |
| | and the grand was | | V _{CC} = MIN, | I _{OL} = 12mA | | 0.25 | 0.4 | | 0.25 | 0.4 | |
| VOL | Low-level ou | tput voltage | $V_{IL} = MAX$ | I _{OL} = 24mA | | | ** | 27.5 | 0.35 | 0.5 | V |
| | | | | I _{OL} = 48mA† | | | | | 0.4 | 0.5 | |
| 1.544 | | en de la companya de | | I _{OH} = -3mA | 2.4 | 3.4 | | 2.4 | 3.4 | | |
| VOH | High-level ou | tput voltage | V _{IL} = MAX, | I _{OH} = -12mA | 2 | | 11 11 | | 141 | | · V |
| | | | V _{IH} = 2V | I _{OH} = -15mA | | | | 2 | | 10.0 | |
| ^I OZL | Off-state outp | out current | V _{CC} = MAX, V _{IL} = MAX, | V _O = 0.4V | | | -400 | | | -400 | μΑ |
| ^I OZH | On oldio odil | out ourrorn | V _{IH} = 2V | V _O = 2.7V | | | 20 | | 24 | 20 | μΑ |
| los | Output short- | -circuit current * | V _{CC} = MAX | | -4 0 | | -225 | -4 0 | | -225 | mA |
| | 1. Tak | Outputs High | | | | 48 | 70 | | 48 | 70 | |
| ^l cc | Supply Current | Outputs Low | V _{CC} = MAX, O | utputs open | | 62 | 90 | | 62 | 90 | mA |
| | | Outputs Disabled | | | | 64 | 95 | | 64 | 95 | |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | A TO B DIRECTION MIN TYP MAX | | | B TO A DIRECTION MIN TYP MAX | | | UNIT |
|------------------|----------------------|---|---------------------------------|----|----|------------------------------|----|----|------|
| ^t PLH | Data to Output delay | | | 8 | 15 | | 8 | 15 | ns |
| ^t PHL | Data to Output delay | C - 45-5 B - 6670 | | 11 | 15 | | 11 | 15 | ns |
| tPZL | Output Enable delay | C_L = 45pF R_L = 667 Ω | | 31 | 40 | | 31 | 40 | ns |
| ^t PZH | Output Enable delay | | | 26 | 40 | | 26 | 40 | ns |
| t _{PLZ} | Outrot Disable dala | 0 - 5-5 0 - 6670 | | 15 | 25 | | 15 | 25 | ns |
| ^t PHZ | Output Disable delay | $C_L = 5pF$ $R_L = 667\Omega$ | | 15 | 25 | | 15 | 25 | ns |

[†]This specification applies only to the SN74LS645-1.

Features

- 20-Pin Skinny DIP™ Saves Space
- 8 Bits Matches Byte Boundaries
- Ideal for Microprogram Instruction Registers
- Ideal for Microprocessor Interface
- Suitable for Pipeline Data Registers
- Useful in Timing, Sequencing, and Control Circuits
- 3 LS273s May Replace 4 LS174s
- 3 LS377s May Replace 4 LS378s

Description

These octal registers contain 8 D-type flip-flops and feature very low I_{CC} (17 mA typ). The LS273 register is loaded on the rising edge of the clock (CK) and asynchronously cleared whenever the master reset line, MR, is low. The LS377 register is loaded on the rising edge of the clock provided that the clock enable line, CK EN, is low.

Function Table LS273

| ſ | 1, 441 5, 441 | INPUTS | | OUTPUT |
|---|---------------|----------|--------|---------------------|
| | CLEAR | CLOCK | D | Q |
| | L | X | X | |
| | H | Ĺ | X X | L Q ₀ |

Function Table LS377


| | | OUTPUT |
|-----|------|---------------|
| OCK | DATA | Q |
| X | Х | Q_0 |
| 1 | Н | H |
| 1 | L | |
| | OCK | X X ↑ H ↑ L |

Ordering Information


| PART NUMBER | PKG | TEMP | POLARITY | TYPE | CONTROL OPTION | POWER |
|------------------------|------------|------------|----------|----------|-------------------|-----------------|
| SN54LS273 SN74LS273 | J,F N,J | mil com | Non- | Register | Clear Sur | i was |
| SN54LS377 SN74LS377 | J,F N,J | mil com | invert | negistei | Clock Enable | LO Very Suit |

Logic Symbols

Octal Register with Master Reset



Octal Register with Clock Enable LS377



SKINNYDIP™ is a trademark of Monolithic Memories

Monolithic MM Memories MM

SN54/74LS273 SN54/74LS377

Absolute Maximum Ratings

| Supply Voltage, VCC | | |
|--------------------------|---|---------------|
| Input Voltage | | |
| Off-state output voltage | | , |
| Storage temperature | • | 65° to +150°C |

Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MILITARY MIN TYP MAX | COMMERCIAL MIN TYP MAX | UNIT |
|-----------------|--------------------------------|---|-------------------------|---------------------------|------|
| ν _{CC} | Supply voltage | | 4.5 5 5.5 | 4.75 5 5.25 | ٧ |
| • | Width of Clock/Master Reset | High | 20 | 20 | |
| t _w | Width of Clock/Master Reset | Low | 20 | 20 | ns |
| | | Data input | 201 | 201 | |
| and the second | Setup time | Reset inactive state ('LS273 only) | 251 | 251 | |
| t _{su} | | Clock enable active state ('LS377 only) | 25† | 251 | ns |
| | | Clock enable inactive state ('LS377 only) | 101 | 101 | |
| | Hold time | Data input | 51 | 51 | |
| th | noid time | Clock enable ('LS377 only) | 51 | 51 | ns |
| TA | Operating free air temperature | | -55 125 | 0 75 | °C |

IIThe arrow indicates the transition of the clock/enable input used for reference. I for the low-to-high transition, I for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST C | ONDITIONS | MII | LITAF | | CO | MER | | UNIT |
|-----------------|--------------------------------|--|--------------------------|-------|-------|------|-----|------|------|-------|
| O'MIDOL | 76.00 | 1231 0 | | MIN . | TYP | MAX | MIN | TYP | MAX | 0 |
| VIL | Low-level input voltage | | | | | 0.7 | | | 0.8 | ٧ |
| V _{IH} | High-level input voltage | | | 2 | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | Ip = -18mA | | | -1.5 | | | -1.5 | ٧ |
| l IL | Low-level input current | V _{CC} = MAX | V _I = 0.4V | | | -0.4 | | | -0.4 | mA |
| 1 _{IH} | High-level input current | V _{CC} = MAX | V _I = 2.7V | | | 20 | | | 20 | μΑ |
| 1 | Maximum input current | V _{CC} = MAX | V _I = 7V | | | 0.1 | | | 0.1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = MAX | I _{OL} = 4mA | 1.00 | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| · OL | | V _{IH} = 2V | I _{OL} = 8mA | | | | | 0.35 | 0.5 | |
| v _{он} | High-level output voltage | V _{CC} = MIN V _{IL} = MAX V _{IH} = 2V | I _{OH} = -400μA | 2.5 | 3.4 | | 2.7 | 3.4 | | ٧ |
| los | Output short-circuit current * | V _{CC} = MAX | | -20 | | -100 | -20 | - | -100 | mA |
| | Supply current † | V _{CC} = MAX | LS273 | | 17 | 27 | | 17 | 27 | mA |
| Icc | Cuppi, Cuitoin | Outputs open | LS377 | | 17 | 28 | | 17 | 28 | 111/4 |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | LS273 MIN TYP M | IAX MI | LS377 N TYP MAX | UNIT |
|------------------|-----------------------------|---|--------------------|--------|--------------------|------|
| fMAX | Maximum Clock frequency | | 30 40 | 30 | 40 | MHz |
| ^t PLH | Clock/Reset to output delay | $C_L = 15pF R_L = 2k\Omega$ | | 27 | 27 | ns |
| t _{PHL} | Clock/neset to output delay | | | 27 | 27 | ns |

^{†1&}lt;sub>CC</sub> is measured after first a momentary ground, and then 4.5V, is applied to clock, while the following other input conditions are held:

⁽a) for the 'LS273 - 4.5V on all data and master-reset inputs.

⁽b) for the 'LS377 — ground on all data and clock-enable inputs.

Octal Latches, Octal Registers

SN54/74LS373 SN54/74S373 SN54/74LS374 SN54/74S374

Features/Benefits

- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface

Ordering Information

| PART NUMBER | PKG | TEMP | POLARITY | TYPE | POWER |
|------------------------|------------|------------|----------|----------|-------|
| SN54LS373 SN74LS373 | J,F N,J | mil com | | Latch | LS |
| SN54LS374 SN74LS374 | J,F N,J | mil com | Non- | Register | LS |
| SN54S373 SN74S373 | J,F N,J | mil com | invert | Latch | |
| SN54S374 SN74S374 | J,F N,J | mil com | | Register | S |

Description

The latch passes eight (octal) bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock.

The three-state outputs are active when OE is low, and high-

impedance when \overline{OE} is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

Function Tables

373 Octal Latch


| ŌĒ | G D | Q |
|----|------------|----------------|
| L | н | Ŧ |
| L | H L L X | Q ₀ |
| H | X X | ž |

374 Octal Register


| ŌĒ | CK D | Q |
|----|----------------|----------------|
| Ľ | ↑ H ↑ /L*** | H |
| L | L X | Q ₀ |

Logic Symbols

373 Octal Latch



374 Octal Register



12

Monolithic MM Memories

Absolute Maximum Ratings

| Supply Voltage, VCC | |
|--------------------------|--|
| Input Voltage | - No. 10 10 10 10 10 10 10 10 10 10 10 10 10 |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL | | | MIN | ILITARY TYP MAX | COMMERCIAL MIN TYP MAX | | UNIT |
|-----------------|--------------------------------|------|-----|--------------------|---------------------------|----------------|------|
| v _{cc} | Supply voltage | | 4.5 | 5 5.5 | 4.75 5 | 5.25 | ٧ |
| TA | Operating free air temperature | | -55 | 125 | 0 | 75 | °C |
| | Width of Clock/Gate | High | 15 | | 15 | . 1181.02 | 15.2 |
| t _w | Width of Clock Gate | | 15 | | 15 | | ns |
| t _{su} | Setup time | | 01 | | 201 | r 1 | ns |
| th | Hold time | | 101 | 1.394 (1.5) | O† | | ns |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CO | ONDITIONS | | ILITA | | | MMER | | UNIT |
|--|---|--|--------------------------|---------|-------|------|-------------|----------|------|------|
| | | n in Salinata | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V _{IL} | Low-level input voltage | anountuigh An | | ete Cir | | 0.7 | Desirable d | | 8.0 | ٧ |
| ٧IH | High-level input voltage | 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | | 2 | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | | | -1.5 | ٧ |
| ll. | Low-level input current | V _{CC} = MAX | V _I = 0.4V | 3-50 | | -0.4 | | | -0.4 | mA |
| IIH . | High-level input current | V _{CC} = MAX | V _I = 2.7V | | ***** | 20 | | | 20 | μΑ |
| l _l | Maximum input current | V _{CC} = MAX | V _I = 7V | | | 0.1 | | | 0.1 | mΑ |
| V _{OL} Low-level output volta | Low-level output voltage | V _{CC} = MIN | I _{OL} = 12mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| · OL | In the control of the period and the period of the control of the | and the sector | I _{OL} = 24mA | | Tex. | 3 /1 | | 0.35 | 0.5 | Y |
| V _{ОН} | High-level output voltage | V _{CC} = MIN V _{IL} = MAX | I _{OH} = -1mA | 2.4 | 3.4 | | | | | v |
| *OH | A- | V _{IH} = 2V | I _{OH} = -2.6mA | | | | 2.4 | 3.1 | | V |
| ^I OZL | Off state outside the second | V _{CC} = MAX V _{IL} = MAX | V _O = 0.4V | | | -20 | | | -20 | μΑ |
| ^I OZH | Off-state output current | V _{IH} = 2V | V _O = 2.7V | | | 20 | 1 3 | For Ties | 20 | μΑ |
| los | Output short-circuit current* | V _{CC} = MAX | | -30 | 534 | -130 | -30 | | -130 | mA |
| 1 | Supply current | V _{CC} = MAX | LS373 | | 24 | 40 | | - 24 | 40 | mA |
| lcc l | Supply curterit | Outputs open | LS374 | | 27 | 40 | | 27 | 40 | IIIA |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Charcteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | LS373 MIN TYP MAX | LS374 MIN TYP MAX | UNIT |
|------------------|------------------------------|---|----------------------|----------------------|------|
| fMAX | Maximum Clock frequency | | | 35 50 | MHz |
| ^t PLH | Data to Output delay | | 12 18 | | ns |
| tPHL | Data to Output delay | | 12 18 | | ns |
| ^t PLH | | C_L = 45pF R_L = 667 Ω | 20 30 | 15 28 | ns |
| tPHL | Clock/Enable to output delay | | 18 30 | 19 28 | ns |
| ^t PZL | | | 25 36 | 21 28 | ns |
| ^t PZH | Output Enable delay | | 15 28 | 20 28 | ns |
| t _{PLZ} | Output Disable delay | $C_1 = 5pF$ $R_1 = 667\Omega$ | 15 25 | 14 25 | ns |
| ^t PHZ | Output Disable delay | elay $C_L = 5pF$ $R_L = 667\Omega$ | | 12 20 | ns |

Absolute Maximum Ratings

| Supply Voltage, VCC | | 7V |
|--------------------------|-----------|--------|
| Input Voltage | | 5.5V |
| Off-state output voltage | | . 5.5V |
| Storage temperature | -65° to + | 150° C |

Operating Conditions

| SYMBOL | PARAMETER | TEST CONDITIONS | MILITARY MIN TYP MAX | COMMERCIAL MIN TYP MAX | ÜÑIT |
|-----------------|--------------------------------|-----------------|-------------------------|---------------------------|-----------------|
| v _{cc} | Supply voltage | | 4.5 5 5.5 | 4.75 5 5.25 | V |
| TA | Operating free air temperature | | -55 125 | 0 75 | °C |
| | Width of Clock/Gate | High | 6 | 6 | a i ve Jili i i |
| t _w | | Low | 7.3 | 7.3 | ns |
| | | S373 | 01 | ,01 | ns |
| t _{su} | Set up time | S374 | 51 | 51 | |
| t _h | Hold time | S373 | 101 | 101 | ns |
| | | S374 | 21 | 21 | |

These will be to be a tooling the news they are some

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST C | ONDITIONS | MILITA MIN TYP | RY MAX | CO | MMER TYP | 7,50 | UNIT |
|-----------------|-------------------------------|---|--|--|---------------|-------------------|----------------|-------------|------|
| V _{IL} | Low-level input voltage | we is the space | of the section of the contract | John on the | 0.8 | | . 17° is | 0.8 | ٧ |
| V _{IH} | High-level input voltage | at Asar Pepal Streyer | | 2 | r (ME englis) | 2 | rdjX H | Burd Millia | V |
| ViC | Input clamp voltage | V _{CC} = MIN | I ₁ = -18mA | | -1.2 | nj., wh | 47 BK 1 | -1.2 | V |
| l _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.5V | 17 T. M. V. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. | -0.25 | (alumby). | virtie s | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V ₁ = 2.7V | MO 10 250 | 50 | 40 min | 1,215 | 50 | μΑ |
| l _l | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | 1 | 7.6 | | 10 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OL} = 20mA | | 0.5 | | | 0.5 | ٧ |
| Vон | High-level output voltage | V _{CC} = MIN V _{IL} = 0.8V | I _{OH} = -2mA | 2.4 3.4 | | | | | V |
| J., | | V _{IH} = 2V | I _{OH} = -6.5mA | | | 2.4 | 3.1 | | |
| lozL | Off-state output current | V _{CC} = MAX V _{IL} = 0.8V | V _O = 0.5V | | -50 | es des serificado | | -50 | μΑ |
| lozh | On-state output current | V _{IH} = 2V | V _O = 2.4V | | 50 | | Haday Wasan | 50 | μΑ |
| los | Output short-circuit current* | V _{CC} = MAX | | -40 | _100 | -40 | | -100 | mA |
| 1 | Supply current | V _{CC} = MAX | S373 | 105 | 160 | | 105 | 160 | A |
| ICC | Cappi, calicit | Outputs open | S374 | 90 | 140 | 7700 | 90 | 140 | mA |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | S373 MIN TYP MAX | S374 MIN TYP MAX | UNIT |
|------------------|------------------------------|---|---------------------|---------------------|------|
| fMAX | Maximum Clock frequency | | | 75 100 | MHz |
| ^t PLH | Data to Output delay | | 7 12 | The Title | ns |
| t _{PHL} | Data to Output delay | C _L = 15pF R _L = 280Ω | 7 12 | and the second | ns |
| ^t PLH | Clock/Enable to output delay | | 7 14 | 8 15 | ns |
| ^t PHL | Clock/Enable to output delay | | 12 18 | 11 17 | ns |
| t _{PZL} | Outside Esseble delay | | 11 18 | 11 18 | ns |
| ^t PZH | Output Enable delay | | 8 15 | 8 15 | ns |
| ^t PLZ | Output Disable delay | $C_1 = 5pF R_1 = 280\Omega$ | 812 | 7 12 | ns |
| ^t PHZ | Output Disable delay | $C_L = 5pF$ $R_L = 280\Omega$ | 6 9 | 5 9 | ns |

Octal Latches, Octal Registers With Inverting Outputs SN54/74LS533 SN54/74S533

SN54/74LS533 SN54/74S533 SN54/74LS534 SN54/74S534

Features/Benefits

- Inverting outputs
- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- Ideal for microprocessor interface
- Pin-compatible with SN54/74LS373/4 can be direct replacement when bus polarity must be changed

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides inverting outputs instead of non-inverting outputs. The inverting outputs are intended for bus applications that require inversion an in interfacing the Am2901A 4-Bit Slice to an assertive-low bus.

The latch passes eight (octal) bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched"


Function Tables

533 Octal Latch (Inverting)

| ŌĒ | G | D | ā |
|--------|---|------|----------------|
| L | Н | Head | L |
| L H | L | X | Q ₀ |

Logic Symbols

533 Octal Latch (Inverting)



Ordering Information

| The state of the s | | | | | |
|--|------------|-------------|---------------|----------|-------|
| PART NUMBER | PKG | TEMP | POLARITY | TYPE | POWER |
| 54LS533 74LS533 | J,F N,J | mil com | ALVIA (F) (F) | Latch | LS |
| 54LS534 74LS534 | J,F N,J | mil com | Invert | Register | L5 |
| 54S533 74S533 | J,F N,J | mil .com | mivert | Latch | s |
| 54S534 74S534 | J,F N,J | mil com | | Register | 3 |

when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock.


The three-state outputs are active when \overline{OE} is low, and high-impedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

534 Octal Register (Inverting)

| | ŌĒ | CK | D | ā |
|-----|----|----------|---|-------|
| - 1 | L | 1 | Н | L |
| | L | 1 | L | H |
| | L | L L | X | Q_0 |
| - | H | X | X | Z . |

534 Octal Register (Inverting)



Absolute Maximum Ratings

| Supply Voltage, VCC | | |
|--------------------------|---|----------------|
| Input Voltage | | |
| Off-state output voltage | • | 5.5V |
| Storage temperature | | -65° to +150°C |

Operating Conditions

| SYMBOL | | MIN | MILITARY MIN TYP MAX | | COMMERCIAL MIN TYP MAX | | | UNIT | |
|--------------------------|-----------------------------|-------|-------------------------|---|------------------------|------|---------|------|-----|
| v _{CC} | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| | Width of Clock/Gate | High | 15 | | owin. | 15 | - Riggs | | |
| t _w | width of Clock/Gate | Low | 15 | | | 15 | | | ns |
| | | LS533 | 01 | | | 01 | 7 | | ns |
| t _{su} | Set up time | LS534 | 201 | | | 201 | | | 1.0 |
| | | LS533 | 101 | | | 01 | | | ns |
| t _h Hold time | | LS534 | 10 | | | 01 | | | 115 |
| T _A | Operating free air temperat | ure | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CO | ONDITIONS | MIN | ILITA TYP | RY MAX | CO | MMER TYP | CIAL MAX | UNIT |
|------------------|--|--|------------------------|--------------------------|--------------------------|-----------|------|-------------|-------------|------|
| V _{IL} | Low-level input voltage | | | | | 0.7 | | | 0.8 | ٧ |
| V_{IH} | High-level input voltage | | | 2 | | | 2 | | | ٧ |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.5 | | | -1.5 | V |
| I _{IL} | Low-level input current | V _{CC} = MAX | V _I = 0.4V | | | -0.4 | | | -0.4 | mA |
| 'ін | High-level input current | V _{CC} = MAX | V ₁ = 2.7V | | | 20 | 1 | | 20 | μΑ |
| 4 | Maximum input current | V _{CC} = MAX | V ₁ = 7V | | T | 0.1 | | 51,000 | 0.1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = MAX | I _{OL} = 12mA | | 0.25 | 0.4 | 1.0 | 0.25 | 0.4 | v |
| OL | Barana : 1 18 18 18 18 18 18 18 18 18 18 18 18 1 | I _{OL} = 24mA | | | | | 0.35 | 0.5 | | |
| Vali | High-level output voltage | V _{CC} = MIN V _{IL} = MAX V _{IH} = 2V | I _{OH} = -1mA | 2.4 | 3.4 | | 100 | | | |
| Vон | riigii-ievei output voitage | | V _{IH} = 2V | I _{OH} = -2.6mA | | | | 2.4 | 3.1 | |
| lozL | ~ # | V _{CC} = MAX V _{II} = MAX | V _O = 0.4V | | | | | | -20 | μΑ |
| ^l ozh | Off-state output current | V _{IL} = MAX V _{IH} = 2V | V _O = 2.7V | | | 20 | | | 20 | μΑ |
| los | Output short-circuit current * | V _{CC} = MAX | | -30 | an inggan Light mende | -130 | -30 | | -130 | mA |
| | Supply current | V _{CC} = MAX | LS533 | | 36 | 48 | 1010 | 36 | 48 | mA |
| ¹ CC | Supply current | Outputs open | LS534 | | 27 | 48 | | 27 | 48 | |

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | MIN | LS533 TYP | MAX | MIN | LS534 TYP | MAX | UNIT |
|------------------|------------------------------|---|-----|--------------|------|--------------|--------------|-----|------|
| fMAX | Maximum Clock frequency | | | V.A.Y | 7118 | 35 | 50 | 4 | MHz |
| ^t PLH | Data to Output delay | | | 17 | 25 | | | | ns |
| t _{PHL} | Data to Output delay | | | 12 | 25 | | | | ns |
| ^t PLH | Clock/Enable to output delay | $C_L = 45pF R_L = 667\Omega$ | | 20 | 35 | | 19 | 30 | ns |
| t _{PHL} | Clock/Enable to output delay | [발발] 대표 보는 모양 [발] [인 교육으로 | | 18 | 35 | | 15 | 30 | ns |
| t _{PZL} | | | | 25 | 36 | or that seed | 21 | 30 | ns |
| ^t PZH | Output Enable delay | | | 17 | 30 | | 20 | 30 | ns |
| t _{PLZ} | Output Dipoble doloy | C - EnE B - 6670 | | 18 | 29 | | 18 | 29 | ns |
| t _{PHZ} | Output Disable delay | $C_L = 5pF$ $R_L = 667\Omega$ | | 16 | 24 | | 16 | 24 | ns |

SN54/74S533 SN54/74S534

Absolute Maximum Ratings

| Supply Voltage, VCC | |
|--------------------------|-------------------|
| Input Voltage | 5.5V |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL PARAMETER | | | MILITARY MIN TYP MAX | | COMMERCIAL MIN TYP MAX | | | UNIT | |
|------------------|-------------------------------|------|-------------------------|-------------|---------------------------|------|----------|------|------|
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| t Width | Width of Clock/Gate | High | 15 | | | 15 | | | - no |
| t _w | width of Clock/Gate | Low | 15 | | | 15 | | | ns |
| | o., | S533 | 01 | | 12.75 | 01 | | | ns |
| ^t su | Set_up_time | S534 | 51 | | | 51 | | | |
| | | S533 | | 101 | | 01 | | | ns |
| ^t h | Hold time | S534 | 51 | | | 51 | 10 To 10 | | 115 |
| TA | Operating free air temperatur | e | -55 | i Nasaya | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | TEST CO | NDITIONS | l | ILITA | | 1 . | MMER | | UNIT |
|------------------|-----------------------------------|---|--------------------------|-----|---|-------|-------|------|-------|------|
| | <u>ku 1992 (N.AST DARK BEST B</u> | 1.501.50 | | MIN | TYP | MAX | MIN | TYP | MAX | |
| VIL | Low-level input voltage | | | | * | 0.8 | | | 0.8 | ٧ |
| V _{IH} | High-level input voltage | | | 2 | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN, | I ₁ = -18mA | | | -1.2 | | | -1.2 | ٧ |
| I _{IL} | Low-level input current | V _{CC} = MAX, | V ₁ = 0.5V | | | -0.25 | | | -0.25 | mA |
| liH . | High-level input current | V _{CC} = MAX, | V _I = 2.7V | | | 50 | | | 50 | μΑ |
| 11 | Maximum input current | V _{CC} = MAX, | V _I = 5.5V | | | 1 | 1 1 | 200 | 1 | mA |
| v _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V | I _{OL} = 20mA | * . | | 0.5 | | | 0.5 | ٧ |
| Voн | High-level output voltage | V _{CC} = MIN, V _{IL} = 0.8V, | I _{OH} = -2mA | 2.4 | 3.4 | | | | | V |
| V 91. | | V _{IH} = 2V | I _{OH} = -6.5mA | | | | 2.4 | 3.1 | | • |
| JOZL | | V _{CC} = MAX, V _{II.} = 0.8V, | V _O = 0.5V | | | -50 | | | -50 | μΑ |
| ^l ozh | Off-state output current | V _{IL} = 0.8V, V _{IH} = 2V | V _O = 2.4V | | | 50 | A 4 1 | | 50 | μΑ |
| los | Output short-circuit current * | V _{CC} = MAX | | -40 | | -100 | -40 | | -100 | mA |
| | Supply current | V _{CC} = MAX, | S533 | | 105 | 160 | | 105 | 160 | m A |
| ,cc | Copply Cullett | Outputs open | S534 | 90 | | 140 | 90 | | 140 | mA |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | MIN | S533 TYP | MAX | MIN | S534 TYP | MAX | UNIT |
|------------------|-------------------------------|--|-----|-------------|-----|-----|-------------|-----|------|
| fMAX | Maximum Clock frequency | | | | | 75 | 100 | | MHz |
| t _{PLH} | Data to Output delay | | | 9 | 18 | | | | ns |
| t _{PHL} | Data to Output delay | C _L = 15pF R _L = 280Ω | | 5 | 16 | | | | ns |
| ^t PLH | Clock/Enable to output delay | | | 12 | 22 | | 11 | 20 | ns |
| [‡] PHL | Clock/Ellable to output delay | | | 7 | 20 | | 8 | 18 | ns |
| t _{PZL} | Output Enable delay | | | 11 | 20 | | 11 | 20 | ns |
| ^t PZH | Output Enable delay | | | 8 | 17 | | 8 | 17 | ns |
| ^t PLZ | Output Disable delay | C - 575 B - 2000 | | 8 | 16 | | 7 | 16 | ns |
| ¹ PHZ | Output Disable delay | $C_L = 5pF$ $R_L = 280\Omega$ | | 6 | 13 | | 5 | 13 | ns |

Octal Latches, Octal Registers With 32mA Outputs SN74S531 SN74S532

Features/Benefits

- 32mA IOI
- · 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- 8 bits matches byte boundaries
- · Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface
- Pin-compatible with SN74S373/4 can be direct replacement when high drive capability is required

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (I $_{OL}$) from the standard Schottky I $_{OL}$ of 20 mA to an improved 32 mA.

The higher $I_{\rm OL}$ is intended for upgrading systems which presently satisfy 32 mA requirements with SN54/74365, 366, 367, 368, hex buffers.


Function Tables

531 Octal Latch

| ŌĒ | G | D | Q |
|----|---|---|----------------|
| L | н | Н | Н |
| L | н | L | L |
| L | L | Χ | Q ₀ |
| Н | X | X | Z |

Logic Symbols

531 Octal Latch



Ordering Information

| | | | | | 31 July 1 (1971) |
|----------------|-----|------|----------|----------|------------------|
| PART NUMBER | PKG | ТЕМР | POLARITY | TYPE | POWER |
| SN74S531 | N,J | com | Non- | Latch | c |
| SN74S532 | N,J | com | invert | Register | 3 |

The latch passes eight (octal) bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock.


The three-state outputs are active when \overline{OE} is low, and high-impedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

532 Octal Register

| ŌĒ | CK D | Q |
|----|----------------|----------------|
| L | ↑ H | Н |
| L | on the last of | L |
| L | L X | Q ₀ |
| H | х х | Z |





Absolute Maximum Ratings

| Supply Voltage, VCC | | 7V |
|--------------------------|---------------------------------------|---------------|
| Input Voltage | | 5.5V |
| Off-state output voltage | · · · · · · · · · · · · · · · · · · · | 5.5V |
| Storage temperature | | 65° to +150°C |

Operating Conditions

| SYMBOL | PAR/ | AMETER | MIN | OMMERCIAL TYP | MAX | UNIT |
|-----------------|--------------------------------|--------|------|------------------|------|------|
| ν _{CC} | Supply voltage | | 4.75 | 5 | 5.25 | V |
| TA | Operating free air temperature | | 0 | | 75 | °C |
| | Width of Clock/Enable | High | 6 | 6 | | |
| t _w | | Low | 7.3 | 7.3 | | ns |
| | 0-1 | S531 | Ot | 01 | | |
| t _{su} | Setup time | S532 | 51 | 51 | | ns |
| | | S531 | 10↓ | 101 | | |
| t _h | Hold time S532 | | 21 | 21 | | ns |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | RAMETER TEST CONDITIONS | | MIN | COMMERCIA TYP | L MAX | UNIT |
|------------------|--------------------------------|---|--------------------------|-----|-------------------|------------|------|
| VIL | Low-level input voltage | | | | | 0.8 | V |
| ViH | High-level input voltage | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN, | I _I = -18mA | | and the state of | -1.2 | V |
| l _I L | Low-level input current | V _{CC} = MAX, | V _I = 0.5V | | As | -0.25 | mA |
| ЧН | High-level input current | V _{CC} = MAX, | V ₁ = 2.7V | | | 50 | μΑ |
| 11 | Maximum input current | V _{CC} = MAX, | V _I = 5.5V | | | 1 | mA |
| V _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V | I _{OL} = 32mA | | | 0.5 | V |
| V _{ОН} | High-level output voltage | V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V | I _{OH} = -6.5mA | 2.4 | 3.1 | | V |
| lozL | 04 | V _{CC} = MAX, V _{IL} = 0.8V, | V _O = 0.5V | | Nector production | -50 | μΑ |
| IOZH | Off-state output current | V _{IH} = 2V | V _O = 2.4V | | | 50 | μΑ |
| los | Output short-circuit current * | V _{CC} = MAX, | | -40 | | -100 | mA |
| lcc | Supply current | V _{CC} = MAX, Outputs open | S531 S532 | | 105 90 | 160 140 | mA |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | S531 MIN TYP | MAX | S532 MIN TYP | MAX | UNIT |
|------------------|-------------------------------|---|-----------------|-----|-----------------|-----|------|
| fMAX | Maximum Clock frequency | | | | 75 100 | , | MHz |
| ^t PLH | Data to Output delay | | 5 | 9 | | | ns |
| ^t PHL | Data to Output delay | 의 회원 조선한 선택 전환 | 9 | 13 | | | ns |
| t _{PLH} | Clock/Enable to output delay. | C_L = 15pF R_L = 280 Ω | 7 | 14 | 8 | 15 | ns |
| tPHL | Clock/Enable to output delay. | | 12 | 18 | 11 | 17 | ns |
| ^t PZL | Out of Each order | | 11 | 18 | 11 | 18 | ns |
| ^t PZH | Output Enable delay | | 8 | 15 | 8 | 15 | ns |
| ^t PLZ | Output Disable delay | $C_1 = 5pF$ $R_1 = 280\Omega$ | 8 | 12 | 7 | 12 | ns |
| t _{PHZ} | Output Disable delay | $C_L = 5pF$ $R_L = 280\Omega$ | 6 | 9 | 5 | 9 | ns |

Octal Latches, Octal Registers With Inverting, 32 mA Outputs

SN74S535 SN74S536

Features/Benefits

- Inverting outputs
- 32mA IOI
- 3-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- . 8 bits matches byte boundaries
- · Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface
- Pin-compatible with SN74S533/4 can be direct replacement when hi-drive capability is required

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (I_{OL}) from the standard Schottky I_{OL} of 20 mA to an improved 32 mA, also inverting outputs instead of the standard non-inverting outputs.

The higher IOL is intended for upgrading systems which

Ordering Information

| PART NUMBER | PKG | TEMP | POLARITY | TYPE | POWER |
|----------------|-----|------|----------|----------|-------|
| SN74S535 | N,J | com | Invert | Latch | c |
| SN74S536 | N,J | com | mvert | Register | |

presently satisfy 32 mA requirements with SN54/74365, 366, 367, 368, hex buffers. The inverting outputs are intended for bus applications that require inversion as in interfacing the Am2901A 4-Bit Slice to an active low bus.

The latch passes eight (octal) bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight (octal) bits of input data and passes it to the output on the "rising edge" of the clock.

The three-state outputs are active when \overline{OE} is low, and high-impedance when OE is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP®.

Function Tables

535 Octal Latch (Inverting)


| ŌĒ | G | D | Q |
|--------|---|---|----------------|
| L L | H | H | L H (|
| | X | X | Q ₀ |

536 Octal Register (Inverting)


| ŌĒ | CK D | ā |
|------|------|----------------|
| J. L | ↑ H | L |
| Ė | L X | Q ₀ |
| Н | x x | Z |

Logic Symbols

535 Octal Latch (Inverting)



536 Octal Register (Inverting)



Absolute Maximum Ratings

| Supply Voltage, VCC | 7V |
|--------------------------|-------------------|
| Input Voltage | 5.5V |
| Off-state output voltage | 5.5V |
| Storage temperature | 65° to +150°C |

Operating Conditions

| SYMBOL PAR | | METER | MIN | COMMERCIA TYP | L MAX | UNIT |
|-----------------|--------------------------------|-------|------|------------------|--|------|
| ٧ _{CC} | Supply voltage | | 4.75 | 5 | 5.25 | V |
| TA | Operating free air temperature | | 0 | | 75 | °C |
| | | High | 6 | 6 | Equal (M. D.) | |
| t _w | Width of Clock/Enable | Low | 7.3 | 7.3 | | ns |
| | | S535 | 01 | 01 | | |
| t _{su} | Setup time | S536 | 51 | 51 | The Control of the Co | ns |
| | S535 | 101 | 101 | | | |
| th, | Hold time | S536 | 51 | 21 | | ns |

Electrical Maximum Ratings Over Operating Conditions


| SYMBOL | PARAMETER | TEST CO | NOTIONS | | COMMERCIAL | • | UNIT |
|-----------------|--|---|--------------------------|-----|------------|------------|------|
| STMBUL | PARAMETER | IESI CC | ONDITIONS | MIN | TYP | MAX | UNIT |
| VIL | Low-level input voltage | | * | | | 0.8 | ٧ |
| v_{IH} | High-level input voltage | | | 2 | | | V |
| V _{IC} | Input clamp voltage | V _{CC} = MIN | I _I = -18mA | | | -1.2 | ٧ |
| ll. | Low-level input current | V _{CC} = MAX | V ₁ = 0.5V | | | -0.25 | mA |
| ΊΗ | High-level input current | V _{CC} = MAX | V _I = 2.7V | | | 50 | μΑ |
| Ч | Maximum input current | V _{CC} = MAX | V _I = 5.5V | | | . 1 | mA |
| v _{OL} | Low-level output voltage | V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V | I _{OL} = 32mA | | | 0.5 | V |
| V _{ОН} | High-level output voltage | V _{CC} = MAX V _{IL} = 0.8V V _{IH} = 2V | I _{OH} = -6.5mA | 2.4 | 3.1 | | V |
| IOZL | Service of the servic | V _{CC} = MIN | V _O = 0.5V | | | -50 | μΑ |
| IOZH | Off-state output current | V _{IL} = 0.8V V _{IH} = 2V | V _O = 2.4V | | | 50 | μΑ |
| los | Output short-circuit current * | VCC | | -40 | | -100 | mA |
| ¹ CC | Supply current | V _{CC} = MAX Outputs open | S535 S536 | | 105 90 | 160 140 | mA |

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second


Switching Charcteristics V_{CC} = 5 V, T_A = 25°C

| SYMBOL | PARAMETER | TEST CONDITIONS (See Interface Test Load/Waveforms) | S535 MIN TYP MAX | S536 MIN TYP MAX | UNIT |
|------------------|------------------------------|---|---------------------|---------------------|------|
| fMAX | Maximum Clock frequency | | | 75 100 | MHz |
| t _{PLH} | Data to Output delay | | 9 18 | | ns |
| t _{PHL} | Data to Output delay | | 5 16 | | ns |
| t _{PLH} | Clask/Fashlata autout dalay | $C_L = 15pF$ $R_L = 280\Omega$ | 12 22 | 11 20 | ns |
| t _{PHL} | Clock/Enable to output delay | | 7 20 | 8 18 | ns |
| ^t PZL | | | 11 20 | 11 20 | ns |
| ^t PZH | Output Enable delay | | 8 17 | 8 17 | ns |
| ^t PLZ | Output Disable delay | $C_1 = 5pF$ $R_1 = 280\Omega$ | 8 16 | 7 16 | ns |
| ^t PHZ | Output Disable delay | $C_L = 5pF$ $R_L = 280\Omega$ | 6 13 | 5 13 | ns |


Test Load




Test Waveforms




SETUP AND HOLD



PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE

NOTES: A. C₁ includes probe and jig capacitance

- B. All diodes are 1N916 or 1N3064
- C. For Series 54/74S, $R_O = 1K$, $V_T = 1.5V$.

For Series 54/74LS, $R_O = 5K$, $V_T = 1.3V$ excepting 54/74LS310, 340, 341, 344.

For Series 54/74LS310, 340, 341, 344 R $_{
m O}$ = 5K, V $_{
m T}$ = V $_{
m T+}$ = 1.7V for low to high input transition

For Series 54/74LS310, 340, 341, 344 $R_O = 5K$, $V_T = V_{T_-} = 0.9V$ for high to low input transition.

- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} = 50\Omega$ and:

For Series 54/74S, $t_{\mbox{\scriptsize R}} \leq$ 2.5 ns, $t_{\mbox{\scriptsize F}} \leq$ 2.5 ns.

For Series 54/74LS and PALs, $t_{\mbox{\scriptsize R}} \leq$ 15ns, $t_{\mbox{\scriptsize F}} \leq$ 6 ns.

G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

| 1 | Introduction | |
|----|-------------------------------|-------------|
| 2 | HIREL | |
| 3 | PROM | |
| 4 | ROM | |
| 5 | Character Generators | |
| 6 | PAL® | |
| 7 | HAL | |
| 8 | HMSI | |
| 9 | FIFO | |
| 10 | Arithmetic Elements and Logic | |
| 11 | Multipliers/Dividers | \setminus |
| 12 | Octal Interface | |
| 13 | Leadless | |
| 14 | Die | |
| 15 | General Information | - |
| 16 | Representatives/Distributers | Y |

Features

- 20-pin hermetically sealed three layer base with a gold lid and gold-tin brazed seal
- JEDEC outline leadless type B
- 50 MIL center spacing
- 75 MIL maximum package thickness
- MIL-STD-883 Level B
- Eutectic die attach

Benefits

- Uses less space
- Weight reduction
- Reduces system cost

Applications

- · Heavy military demand
- Automotive
- Telecommunications
- Computer mainframe
- · Increased hybrid market demand
- VLSI technologies
- Data processing systems
- Reduced lead resistance, capacitance and inductance, thereby, enhancing parameter performance
- Improved thermal resistance

Programmable Array Logic

| PART NUMBER | DESCRIPTION | |
|---------------|---|--|
| PAL10H8ML883B | Octal 10 Input And-Or Gate Array | |
| PAL12H6ML883B | Hex 12 Input And-Or Gate Array | |
| PAL14H4ML883B | Quad 14 Input And-Or Gate Array | |
| PAL16H2ML883B | Dual 16 Input And-Or Gate Array | |
| PAL16C1ML883B | 16 Input And-Or/And-Or-Invert Gate Array | |
| PAL10L8ML883B | Octal 10 Input And-Or-Invert Gate Array | |
| PAL12L6ML883B | Hex 12 Input And-Or-Invert Gate Array | |
| PAL14L4ML883B | Quad 14 Input And-Or-Invert Gate Array | |
| PAL16L2ML883B | Dual 16 Input And-Or-Invert Gate Array | |
| PAL16L8ML883B | Octal 16 Input And-Or-Invert Gate Array | |
| PAL16R8ML883B | Octal 16 Input Registered And-Or Gate Array | |
| PAL16R6ML883B | Hex 16 Input Registered And-Or Gate Array | |
| PAL16R4ML883B | Quad 16 Input Registered And-Or Gate Array | |

Octal Interface

| PART NUMBER ¹ | FUNCTION | POLARITY | POWER |
|--------------------------|---------------------------|------------|-------|
| SN54LS240L883B | Octal Buffer | Invert | LS |
| SN54LS241L883B | Octal Buffer | Non-Invert | LS |
| SN54LS244L883B | Octal Buffer | Non-Invert | LS |
| SN54S240L883B | Octal Buffer | Invert | S |
| SN54S241L883B | Octal Buffer | Non-Invert | S |
| SN54S244L883B | Octal Buffer | Non-Invert | S |
| SN54LS373L883B | Octal Latch | Non-Invert | LS |
| SN54LS374L883B | Octal Register | Non-Invert | LS |
| SN54S373L883B | Octal Latch | Non-Invert | S |
| SN54S374L883B | Octal Register | Non-Invert | S |
| SN54LS245L883B | Transceiver | Non-Invert | LS |
| SN54LS273L883B | Octal Register with clear | | LS |
| SN54LS377L883B | Octal Register with | LS | |

Bipolar PROM

| | PART NUMBER ² | ORGANIZATION |
|---|--------------------------|--------------|
| | 5308-1L883B | 256x8 OC |
| 1 | 5309-1L883B | 256x8 TS |

NOTES:

^{1. 54 =} Military Temperature Range of -55 to +125°C

^{2. 5 =} Military Temperature Range of -55 to +125°C

e Properties Wagner and objects

| | HIREL | 2 |
|----|-------------------------------|----|
| | PROM | 3 |
| | ROM | 4 |
| | Character Generators | 5 |
| | PAL® | 6 |
| | HAL | 7 |
| | HMSI | 8 |
| | FIFO | 9 |
| | Arithmetic Elements and Logic | 10 |
| | Multipliers/Dividers | 11 |
| | Octal Interface | 12 |
| | Leadless | 13 |
| | Die | 14 |
| | General Information | 15 |
| | Representatives/Distributors | 16 |
| T/ | | |

Introduction

Introduction

The Monolithic Memories Incorporated "Classic Die" program is a quality oriented comprehensive approach designed to serve a constantly expanding, quality demanding hybrid market.

We believe that quality and reliability are the natural results of our heavy emphasis in reliability at the design, in-product/ process development and manufacturing stages.

The total quality concept, enhanced by our "Classic Test" tight test die probe strategy combine to produce a selected die with higher end user yields. We guarantee performance to the data sheet parameters limits and conditions specified for each fully packaged product, to the percent tested under Electrical quaranteed.

Testing

All die are 100% probed at 25°C to a temperature correlated test program. Temperature simulation is accomplished via V_{CC} variation and test limit quardband for DC parameters and functional to the following temperature ranges:

- Commercial = 0° to 75°C, i.e. 67401X
- Military = 55° to +125°C, i.e. 57401X

Packaged Product Electrical Guarantees:

"Classic Test" die probe at 25°C guarantees the following packaged product yields, when tested to the electrical parameters and conditions listed in the Monolithic Memories LSI Data book.

- 57401, LTPD 10 excluding assembly defects.
- 57402, LTPD 10 excluding assembly defects.
- 57558, LTPD 10 excluding assembly defects.

AC parameters are guaranteed by design and periodical statistical sampling in accordance with MIL-M-38510.

Available Part Types

| PART NUMBER | DESCRIPTION |
|-------------|----------------|
| 5/67558X | 8x8 Multiplier |
| 5/67401X | 64x4 FIFO |
| 5/67402X | 64x5 FIFO |

Visual Inspection

- 100% inspection to 2010B
- Silox Inspection
- X150 High Magnification
- · Wafer saw completely through
- No ink on die

Physical Characteristics

- All die are passivated
- Aluminum metallization
- · May be assembled by industry standard die attach, lead bond and sealing techniques for LSI Bi-Polar products.
- 20 mils thick typically (with no gold backing)

Quality Control: Lot Acceptance

2010B Visual Inspection

- .65 AQL for Commercial products lots
- .4 AQL for Military products lots
- Non-standard AQL's are negotiable.

NOTE: The visual criteria is guaranteed within the periphery of the bond pads unless otherwise negotiated.

Traceability

When specifically requested ...

- · Military to Fab production run
- · Commercial to QA lot acceptance

Packaging

- · Waffle pack; sized for the specific product.
- · One waffle pack per plastic bag
- · Vacuum seal with dessicant
- Moisture indicator
- · As a minimum, each waffle pack is labeled with:
 - Monolithic Memories' part number
 - Date indicating lot acceptance



Handling

No additional cleaning is required when handled under the specified controlled environments delineated by MIL-STD-882 Method 2010.

Other Capabilities


When required, the following options are available at additional cost, contact the factory.

- SEM, Method 2018
- · Die lot qualification by sample
- · Wafer lot qualification
- · Fully documented custom flows
- Programming


Ordering Information


- Monolithic Memories part number plus "X" in lieu of package letter designation
- Please submit all applicable source control drawings, or documents for review.
- Specify all non-standard requirements.

Configuration



Configurations





| 1 | Introduction | |
|----|-------------------------------|--|
| 2 | HI REL | |
| 3 | PROM | |
| 4 | ROM | |
| 5 | Character Generators | |
| 6 | PAL® | |
| 7 | HAL | |
| 8 | HMSI | |
| 9 | FIFO | |
| 10 | Arithmetic Elements and Logic | |
| 11 | Multipliers/Dividers | |
| 12 | Octal Interface | |
| 13 | Leadless | |
| 14 | Die | |
| 15 | General Information | |
| 16 | Representatives/Distributors | |
| | | |
| | | |

Setup Time

Setup time, tsu

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.

The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

Voltage

High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

Input clamp voltage, VIC

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

Negative-going threshold voltage, VT

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}

Positive-going threshold voltage, VT+

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-}

Truth Table Explanations

H = high level (steady-state)

L = low level (steady-state)

= transition from low to high level

↓ = transition from high to low level

X = irrelevant (any input, including transitions)

Z = off (high-impedance) state of a 3-state output

a..h = the level of steady-state inputs at inputs A through
 H respectively

Q₀ = level of Q before the indicated steady-state input conditions were established

 $\overline{\mathbb{Q}}_0$ = complement of \mathbb{Q}_0 or level of $\overline{\mathbb{Q}}$ before the indicated steady-state input conditions were established

 Q_n = level of Q before the most recent active transition indicated by \downarrow or \uparrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or $\overline{\rm Q}_0$), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output.

Clock Frequency

Maximum clock frequency, fmax

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

Current

High-level input current, IIH

The current into * an input when a high-level voltage is applied to that input.

High-level output current, IOH

The current into * an output with input conditions applied that according to the product specification will establish a high level at the output.

High-level output current, ICEX

The high-level leakage current of an open collector output.

Low-level input current, I_|L

The current into * an input when a low-level voltage is applied to that input.

Low-level output current, IOI

The current into * an output with input conditions applied that according to the product specification will establish a low level at the output.

Off-state (high-impedance-state) output current (of a three-state output), IOZ

The current into * an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

Short-circuit output current, IOS

The current into * an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

Supply current, ICC

The current into * the V_{CC} supply terminal of an integrated circuit.

*Current out of a terminal is given as a negative value.

Hold Time

Hold time, th

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

Output Enable and Disable Time

Output enable time (of a three-state output) to high level, tpzH (or low level, tpzH)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high (or low) level.

Output enable time (of a three-state output) to high or low level, tp_{ZX}

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

Output disable time (of a three-state output) from high level, tpHZ (or low level, tpLZ)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high (or low) level to a high-impedance (off) state.

Output disable time (of a three-state output) from high or low level, tpxz

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

tea is the output enable access time of memory devices.

tea is the output disable (enable recovery) time of memory devices.

Propagation Time

Propagation delay time, tpp

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level.

Propagation delay time, low-to-high-level output, tpLH

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

Propagation delay time, high-to-low-level output, tphi

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tal is the address (to output) access time of memory devices.

15

Pulse Width

Pulse width, tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

Programming Input Formats

Monolithic Memories can program your ROM or PROM from input data in any of several types: truth table, punched cards, paper tape or preprogrammed ROM or PROM. However, the preferred input data for PROMs is paper tape and for ROMs punched cards.

Truth Table Inputs

Devices are programmed at our facility from Monolithic Memories truth table forms (available on request). For customers desiring to make their own forms, examples are shown below:

| | | | | | C | UTF | UIS | 3 | |
|--|----------------------------------|----|-----|-----|----|-----|-------|-------|------------|
| 4-BIT | WORD | PI | N | 10 | • | 11 | 12 | | 13 |
| OUTPUT | NUMBER | | | 04 | | Эз | 02 | . (| 01 |
| | 0 | | | Н | | Н | Н | | L |
| | 1 2 2 | | | L | | Н | L | | Н |
| | | | | • | | • | | | • |
| | | | | | | | | | |
| | 255 | | | L | 1 | Н | Н | | H : |
| | | | | C | UT | PUT | S | | |
| 8-BIT | WORD PIN | 17 | 16 | 15 | 14 | 13 | 11 | 10 | 9 |
| OUTPUT | NUMBER | 08 | 07 | 06 | 05 | 04 | Оз | 02 | 01 |
| es introduced and the second of the second o | 0 | Н | Н | Н | L | Н | L | Н | Н |
| | 1 | L | Н | L | Н | L | Н | L | Н |
| | erija e _k atione e se | | • | · . | | | ٠,•. | • • ; | • • • |
| | rw as*• , g is | • | . • | | | • | • • • | • | |
| | 511 | L | Н | Н | Н | Н | Н | Н | L |
| | | | | | | | | | |

NOTE: A high voltage on the data out lines is signified by an "H." A low voltage on the data out lines is signified by an "L." The word number assumes positive logic on the address pins, so for example, word 1023 = HHHHHHHHHHH.

Paper Tape Format Inputs


Truth tables can also be sent Monolithic Memories in an ASCII tape in either a 7 or 8 level format. Send information air mail or TWX 910-339-9224. The tape reading equipment at Monolithic Memories only recognizes ASCII characters S, B, H, L, F and E

interprets them respectively as Start, Begin a word, High data, Low data, Finish a word, and End of tape. All other characters such as carriage returns, line feeds, etc. are ignored so that comments and spaces may be sent in the data field to improve readability. Comments, however, should not use the characters S, B, H, L, F, E. Word addresses must begin with zero and count sequentially to word 31, 255, 511 or 1023 respectively.


In order to assist the machine operator in determining where the heading information stops and the data field begins, 25 bell characters or rubout characters should precede the start of the truth table. Any type of 8 level paper tape (mylar, fanfold, etc.) is acceptable. Channel 1 is the most significant bit and channel 8 (parity) is ignored. Sprocket holes are located between channels 3 and 4. Note that the order of the outputs between characters B and F is O₄, O₃, O₂, O₁, not O₁, O₂, O₃, O₄.

A typical list of characters and their machine interpretations is shown below:

4-BIT OUTPUT



8-BIT OUTPUT



The required heading information at the beginning of the tape is as follows:

| CUSTOMER'S NAME AND PHONE | TRUTH TABLE NUMBER |
|----------------------------------|-------------------------------------|
| CUSTOMER'S TWX NUMBER | NUMBER OF TRUTH TABLES |
| PURCHASE ORDER NUMBER | TOTAL NUMBER OF PARTS |
| MONOLITHIC MEMORIES' PART NUMBER | NUMBER OF PARTS OF EACH TRUTH TABLE |
| CUSTOMER SYMBOLIZED PART NUMBER | 25 BELL OR RUBOUT CHARACTERS |

An example is shown below for a 256 x 4 PROM (6300)

SCOTT ELECTRONICS 408 426-6134

TWX 911-338-9225

PO142 SBLLLHF BLLLLF BLHLHF BLHHHF BLLHHF BHHHHF BLLLHF BLHLHF BLLLHF BLHLHF BLLLHF BLHLHF BLHLHF BLHLHF BLHLHF BLHHF BLHLHF BLHHHF BLHHF
ROM Programming Punched Card

ROMs can be programmed using several input methods. These are truth table, punched cards in the format shown below, paper tape in the same format as cards, and paper tape in the ASCII BHLF format of the equivalent PROM.

Punched Card or Tape Input

First card or line (80 columns max.): enter Company Name, Part Number. Data. Number of "L's" in Pattern.

(Free Form Entry: no commas; Paper Tape Format: terminate each line with carriage return and linefeed).

Hexadecimal Format

In this format the heading required is identical to the BHLF format but the data is different. Instead of an "S," the hexadecimal data begins with the SOH character (control A). The data is then represented by the hexadecimal character (0-9 and A-F) which represents the output data of address 0, followed by a space. Next comes the output data of address 1 followed by a space, etc. The character ETX (control C) is used to end the data. Carriage return and the line feed may be included to format the data when the tape is printed.

CARD 1

```
COMPANY NAME CX 1816—2052 7—12—70 L = 796

2nd Card Or Line thru Last (80 Columns Max.)

ENTER WORD ADDRESS OF FIRST DATA FIELD IN COLUMNS 1 THRU 5

Enter First Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 8 thru 17

Enter Second Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 19 thru 28


Enter Third Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 30 thru 39

Enter Fourth Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 41 thru 50

Enter Fifth Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 52 thru 61

Enter Sixth Data Field (O<sub>10</sub>—O<sub>1</sub>) in Columns 63 thru 72
```





NOTE: Output 1 (O1) is always in cols. 17,28,39,50,61,72

CARD 3

00006 LHLLLLLLL HLHHHHHHHH LHLHHLLHHL HLHHHHLLLL LLLLHHHLHL HLHHHHHLH

LAST CARD

01020 HLLLLLLL HHLHHHHHLL LHLHLHLHL LLHLHLHHH

NOTES:

- Leading edge zeroes in the word number may be eliminated.
 Columns 73 thru 80 are for comments.
- Regardless of the number of outputs which a particular ROM has, the data for a specific output always goes in a specific column.

Output 1 (01) Columns 17, 28, 39, 50, 61, 72
Output 2 (02) Columns 16, 27, 38, 49, 60, 71
Output 3 (03) Columns 15, 26, 37, 48, 59, 70
Output 4 (04) Columns 14, 25, 36, 47, 58, 69

Output 5 (05) Columns 13, 24, 35, 46, 57, 68
Output 6 (06) Columns 12, 23, 34, 45, 56, 67
Output 7 (07) Columns 11, 22, 33, 44, 55, 66
Output 8 (08) Columns 10, 21, 32, 43, 54, 65
Output 9 (09) Columns 9, 20, 31, 42, 53, 64
Output 10 (10) Columns 8, 19, 30, 41, 52, 63

 0 and 1 may replace L and H, but the customer must define for MMI whether 0 = L or 0 = H.

Application Notes


- The PALTWX Brochure
- PAL Training Manual
- High level language for programmable array logic
- Medium speed multipliers trim cost, shrink band-width in speech transmission
- High speed Monolithic multipliers for real-time digital signal processing
- State-of-the-art in high speed arithmetic integrated circuits
- p/ROM card simplifies computer diagnosis
- Power switch ROMs and PROMs quickly
- An 8x8 multiplier and 8-bit microprocessor perform 16x16-bit multiplication
- A dedicated multiplier/divider speeds up multiplication and division for 8-bit microprocessors
- Real-time processing gains ground with fast digital multiplication
- Reduce random-logic complexity by using array of fuse-programmable circuits
- PAL engineering reference card
- Understanding FIFOs
- Programmable Array Logic leads to flexible application of 8-bit wide memories

Brochures

- Bipolar is our Business company brochure
- PAL fiver
- LSI
- OEM price list
- Distributors cost list
- Product Assurance Manual
- Plastic Reliability Report
- Reliability Report
- Military Components


 $\theta_{JA} = 65^{\circ} \text{C/WATT}$

 θ_{JC} = 30° C/WATT



TD24 Side Brazed Ceramic DIP

 θ_{JA} = 45° C/WATT





UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

D40 — Side Brazed Ceramic DIP

 θ_{JA} = 60°C/WATT


θ_{JC} = 25°C/WATT





F16 Flat Pack (Eutectic Seal)


 θ_{JA} = 75° C/WATT θ_{JC} = 35° C/WATT



UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES. ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

F18 Flat Pack (Eutectic Seal)


 θ_{JA} = 75° C/WATT θ_{JC} = 35° C/WATT



UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES. ALL DIMENSIONS MIN.-MAX IN MILLIMETERS.

F20 Flat Pack (Eutectic Seal)


 θ_{JA} = 75° C/WATT θ_{JC} = 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

F24 Flat Pack (Eutectic Seal)


 $\theta_{
m JA}$ = 75° C/WATT $\theta_{
m JC}$ = 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS

F4-24 Flat Pack (Eutectic Seal)

 $\theta_{
m JA}$ = 75° C/WATT $\theta_{
m JC}$ = 35° C/WATT





nevivional (🚜

UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS

F42 Flat Pack (Eutectic Seal)

 $\theta_{
m JA}$ = 65° C/WATT $\theta_{
m JC}$ = 30° C/WATT






UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS


J16 Ceramic DIP

 $\theta_{JA} = 75^{\circ}\text{C/WATT}$ $\theta_{JC} = 35^{\circ}\text{C/WATT}$




J18 Ceramic DIP

 θ_{JA} = 75° C/WATT θ_{JC} = 35° C/WATT




J20 Ceramic DIP

 $\theta_{JA} = 75^{\circ}\text{C/WATT}$ $\theta_{JC} = 35^{\circ}\text{C/WATT}$









[5

J24S Ceramic SKINNYDIP™

 $\theta_{JA} = 75^{\circ} \text{C/WATT}$

 $\theta_{\text{JC}} = 35^{\circ}\text{C/WATT}$






L16 Leadless Chip Carrier

θ_{JA} - 63° C/WATT


θ_{JC} - 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
PLANE 1 IS THE PRIMARY HEAT RADIATING SURFACE

L20 Leadless Chip Carrier


 $\theta_{
m JA}$ - 63° C/WATT $\theta_{
m JC}$ - 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
PLANE 1 IS THE PRIMARY HEAT RADIATING SURFACE

L24 Leadless Chip Carrier


 $\theta_{
m JA}$ - 63° C/WATT $\theta_{
m JC}$ - 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
PLANE 1 IS THE PRIMARY HEAT RADIATING SURFACE

L28 Leadless Chip Carrier


 $\theta_{
m JA}$ - 63°C/WATT $\theta_{
m JC}$ - 35°C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
PLANE 1 IS THE PRIMARY HEAT RADIATING SURFACE


N16 Plastic Kool DIP™

 $\theta_{JA} = 75^{\circ} \text{C/WATT}$ $\theta_{JC} = 35^{\circ} \text{C/WATT}$



N18 Plastic Kool DIP™ N20 Plastic Kool DIP™


 θ_{JA} = 75° C/WATT θ_{JC} = 35° C/WATT



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

N20 Plastic Kool DIP


 $\theta_{JA} = 75^{\circ} \text{C/WATT}$ $\theta_{JC}^{C} = 35^{\circ} \text{C/WATT}$



ALL DIMENSIONS MIN.-MAX. IN INCHES. ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

N24 Plastic Kool DIP™

 $\theta_{JA} = 65^{\circ}\text{C/WATT}$ $\theta_{JC} = 30^{\circ} \text{C/WATT}$





UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.

N24S Plastic Kool SKINNYDIP™

 $\theta_{JA} = 75^{\circ} \text{C/WATT}$

 $\theta_{\text{JC}} = 35^{\circ}\text{C/WATT}$





| | Hitroduction | |
|---|---|----|
| | HI REL | 2 |
| | PROM | 3 |
| | ROM | 4 |
| | Character Generators | 5 |
| | PAL® | 6 |
| | HAL | 72 |
| | HMSI | 8 |
| | FIFO | 9 |
| | Arithmetic Elements and Logic | 10 |
| | Multipliers/Dividers | |
| | Octal Interface | 12 |
| | Leadless | 13 |
| | Die | 14 |
| | General Information | 15 |
| | Representatives/Distributors | 16 |
| | | |
| | | |
| V | and the first of the second | |

Monolithic Memories Area and Regional Sales Managers and FAEs

| California Cupertino George Anderl | (408) 996-1477 | Illinois Lombard Dick Jones, FAE | (312) 932-1940 | Ohio Dayton Mike Wier | (513) 439-0470 |
|--|----------------|--|----------------|-------------------------------------|----------------|
| Huntington Beach Dick Siemiatkowski | (714) 556-1216 | Naperville Sal Graziano | (312) 961-9200 | New Jersey | |
| Pasadena Wayne Caraway | (714) 556-1216 | Massachusetts Framingham | | Sussex Bill Bartley | (201) 875-9430 |
| Yorba Linda Bernard Brafman, FAE | (714) 556-1216 | Russ French | (617) 655-7070 | Texas | |
| Florida | (, | Reading Stan Karandanis | (617) 944-5535 | Garland Bob Rainwater | (214) 233-5833 |
| Longwood Jim McGrath | (305) 830-7867 | Newton Centre Mike Volpigno, FAE | (617) 964-1384 | Dallas Brad Mitchell, FAE | (214) 233-5833 |

Monolithic Memories Representatives

| U.S.A. | | | | | |
|---|----------------|--|----------------|--|---------------------------------------|
| Alabama Huntsville REP, Inc. | (205) 881-9270 | Kansas Olathe Rush and West | (913) 764-2700 | Pennsylvania Oreland CMS Marketing | (215) 885-5106 |
| Arizona Scottsdale Summit Sales | (602) 998-4850 | Maryland Baltimore Monolithic Sales | (301) 296-2444 | Puerto Rico Mayagues Comp Rep Associates | (809) 832-9529 |
| California Culver City Bestronics | (213) 870-9191 | Massachusetts Westwood Comp Rep Associates | (617) 329-3454 | Tennessee Jefferson City REP, Inc. | (615) 475-4105 |
| Irvine Bestronics | (714) 979-9910 | Michigan Grosse Point Greiner Associates | (313) 499-0188 | Texas Austin | (510) 441 6070 |
| Cupertino Thresum Associates San Diego | (408) 996-9889 | Minnesota Edina | (5.5) 455 5166 | West and Associates Dallas West and Associates | (512) 441-6973 (214) 661-9400 |
| Littlefield & Smith | (714) 455-0055 | Technical Sales, Inc. | (612) 941-9790 | Houston West and Associates | (713) 777-4108 |
| Wheatridge Waugaman Associates | (303) 423-1020 | Ballwin Rush and West | (314) 394-7271 | Utah Salt Lake City Waugaman Associates | (801) 467-4263 |
| Connecticut North Haven Comp Rep Associates | (203) 239-9762 | New Jersey Teaneck R.T. Reid Associates | (201) 692-0200 | Virginia Reston | , , , , , , , , , , , , , , , , , , , |
| Florida Altamonte Springs Dyne-A-Mark | (305) 831-2097 | New York Rochester L-Mar Associates | (716) 544-8000 | Monolithic Sales Washington Bellevue | (703) 620-9558 |
| Clearwater Dyne-A-Mark | (813) 441-4702 | Syracuse L-Mar Associates | (315) 437-7779 | Northwest Marketing Wisconsin | (206) 455-5846 |
| Fort Lauderdale Dyne-A-Mark Palm Bay | (305) 771-6501 | North Carolina Raleigh | (919) 851-3007 | Brookfield Sumer | (414) 784-6641 |
| Dyne-A-Mark Georgia | (305) 727-0192 | REP, Inc. | (919) 651-3007 | | |
| Tucker REP, Inc. | (404) 938-4358 | Cincinnati Makin Associates Columbus | (513) 871-2424 | | |
| Illinois Rolling Meadows | (212) 001 9500 | Makin Associates Ravena | (216) 921-0080 | CANADA Ontario | |
| Sumer Indiana | (312) 991-8500 | Makin Associates Oklahoma | (000) 000-0000 | Brampton Cantec | (416) 791-5922 |
| Indianapolis Leslie M. DeVoe Co. | (317) 842-3245 | Tulsa West & Associates | (918) 445-7429 | Ottawa Cantec | (613) 725-3704 |
| Cedar Rapids S & O Sales | (319) 393-1845 | Oregon Portland North West Marketing | (503) 297-2581 | Quebec Dollard Des Ormeaux Cantec | (514) 683-6131 |

| U.S.A. | tar d | Maryland Baltimore | | Ohio (continued) |
|--|--|---|----------------------------------|--|
| Alabama Huntsville | | Arrow Electronics Hallmark Electronics | (301) 247-5200 (301) 796-9300 | Cleveland Hall-Mark Electronics |
| Hall-Mark Electronics | (205) 837-8700 | Gaithersburg Pioneer Washington | (301) 948-0710 | Dayton Marshall Electronics |
| rizona Phoenix | | Massachusetts | | Westerville Hall-Mark Electronics |
| Kierulff Electronics Tempe | (602) 243-4101 | Billerica Kierulff Electronics | (617) 667-8331 | Oklahoma |
| Marshall Electronics Group Bell Industries | (602) 968-6181 (602) 966-7800 | Burlington Lionex | (617) 272-9400 | Tulsa Hall-Mark Electronics Quality Components |
| Tuscon Kierulff Electronics | (602) 624-9986 | Woburn Arrow Electronics | (617) 933-8130 | Radio, Inc. |
| alifornia Canoga Park | | Michigan Ann Arbor | | Oregon Portland |
| Marshall Electronics Group | (213) 999-5001 | Arrow Electronics | (313) 971-8220 | Kierulff Electronics |
| El Monte Marshall Electronics Group | (213) 686-0141 | Farmington Diplomat/Northland Grand Rapids | (313) 477-3200 | Pennsylvania Horsham Pioneer/Delaware Valley |
| Irvine Marshall Electronics Group | (714) 556-6400 | RS Electronics | (616) 241-3483 | Monroeville Arrow Electronics |
| Los Angeles Kierulff Electronics | (213) 725-0325 | Kalamazoo RS Electronics | (616) 381-5470 | Texas |
| Palo Alto Kierulff Electronics | (415) 968-6292 | Livonia RS Electronics | (313) 525-1155 | Addison Quality Components |
| San Diego Anthem Electronics Kierulff Electronics | (714) 279-5200 | Minnesota Bloomington | | Austin Hall-Mark Electronics |
| Kierulff Electronics Arrow Electronics | (714) 278-2112 (714) 565-4800 | Hall-Mark Electronics Edina | (612) 884-9056 | Quality Components Dallas |
| San Jose Anthem Electronics | (408) 946-8000 | Arrow Electronics Kierulff Electronics Co. | (612) 830-1800 (612) 941-7500 | Arrow Electronics Hall-Mark Electronics |
| Sunnyvale Arrow Electronics | (408) 745-6600 | Missouri Earth City | | Houston Hall-Mark Electronics |
| Diplomat/Westland Tustin | (408) 734-1900 | Hall-Mark Electronics | (314) 291-5350 | Quality Components Stafford |
| Anthem Electronics Kierulff Electronics | (714) 730-8000 (714) 731-5711 | St. Louis Arrow Electronics | (314) 567-6888 | Arrow Electronics |
| Chatsworth Anthem Electronics | (213) 700-1000 | New Hampshire Manchester | | Utah Salt Lake City |
| olorado | (210) 700-1000 | Arrow Electronics New Jersey | (603) 668-6968 | Century/Bell Electronics Kierulff Electronics |
| Denver Arrow Electronics | (303) 758-2100 | Fairfield Kierulff Electronics | (201) 575-6750 | Washington |
| Kierulff Electronics Wheatridge | (303) 371-6500 | Lionex | (201) 227-7960 | Seattle Almac/Stroum Electronic |
| Century/Bell Electronics | (303) 424-1985 | Diplomat/IPC | (201) 785-1830 | Bellevue Arrow Electronics |
| onnecticut E. Norwalk | (000) 050 1001 | Mt. Laurel Marshall Electronics Group | (215) 627-1920 | Tukwila Kierulff Electronics |
| Wallingford | (203) 852-1001 | Moorestown Arrow Electronics | (609) 235-1900 | Wisconsin Oak Creek |
| Arrow Electronics Marshall Electronics Group | (203) 265-7741 (203) 265-3822 | Saddlebrook Arrow Electronics | (201) 797-5800 | Arrow Electronics Hall-Mark Electronics |
| orida Clearwater | | Cherry Hill Hallmark | (609) 424-0880 | Waukesha Kierulff Electronics |
| Diplomat/Southland | (813) 443-4514 | New Mexico | | |
| Fort Lauderdale Arrow Electronics Hall-Mark Electronics | (305) 776-7790 (305) 971-9280 | Albuquerque Century Electronics Arrow Electronics | (505) 292-2700 (505) 243-4566 | CANADA |
| Orlando | | New York | (500) 240-4000 | Alberta Calgary |
| Hall-Mark Electronics Palm Bay | (305) 855-4020 | Buffalo Summit Distributors | (716) 884-3450 | Zentronics Limited Edmonton |
| Arrow Electronics St. Petersburg | (305) 725-1480 | E. Syracuse Add Electronics | (315) 437-0300 | Zentronics Limited |
| Kierulff Electronics | (813) 576-1966 | Endwell Marshall Electronics | (607) 754-1570 | British Columbia Vancouver RAE Electronics |
| eorgia Norcross | (404) 440 4400 | Farmingdale Arrow Electronics | (516) 694-6800 | Zentronics Limited Future Electronics |
| Diplomat Electronics Arrow Electronics Hall-Mark Electronics | (404) 449-4133 (404) 449-8252 (404) 447-8000 | Rochester | | Manitoba |
| inois | (404) 447-6000 | Arrow Electronics Summit Distributors | (716) 275-0300 (716) 334-8110 | Winnipeg Zentronics Limited |
| Bensenville Hall-Mark Electronics | (312) 860-3800 | Hauppauge Current Components | (516) 273-2600 | Ontario Brampton |
| Elk Grove Village Kierulff Electronics | (312) 640-0200 | Lionex Arrow Melville | (516) 273-1660 (516) 231-1000 | Zentronics Limited Ottawa |
| Arrow Floatronics | (212) 802 0420 | Diplomat Electronics | (516) 454-6400 | Zentronics Limited Future Electronics |
| diana | | Liverpool Arrow Electronics | (315) 652-1000 | Toronto |
| | (317) 872-4910 (317) 243-9353 | North Carolina Raleigh | | Future Electronics Waterloo |
| Arrow Electronics RM Electronics Company | (317) 243-9353 (317) 247-9701 | Hall-Mark Electronics Winston/Salem | (919) 832-4465 | Zentronics Limited Nova Scotia |
| wa Cedar Rapids | | Arrow Electronics | (919) 725-8711 | Dartmouth Zentronics Limited |
| Advent Electronics | (319) 363-0221 | Solon | | Quebec |
| ansas Lenexa | | Arrow Electronics Centerville | | Montreal Future Electronics |
| Hall-Mark Electronics | (913) 888-4747 | Arrow Electronics | (513) 435-5563 | Zentronics Limited |

Arrow Electronics

(513) 435-5563

Zentronics Limited

(913) 888-4747

(416) 451-9600 (613) 238-6411 (613) 820-8313

(216) 473-2907 (513) 236-8088 (614) 891-4555

(918) 835-8458 (918) 664-8812 (918) 587-9123

(503) 641-9150

(215) 674-4000 (412) 856-7000

(214) 387-4949 (512) 258-8848 (512) 835-0220 (214) 386-7500 (214) 343-5000 (713) 781-6100 (713) 772-7100 (713) 491-4100

(801) 972-6969 (801) 973-6913

(206) 763-2300 (206) 643-4800 (206) 575-4420

(414) 764-6600 (414) 761-3000 (414) 784-8160

(403) 230-1422 (403) 463-3014

(604) 291-8866 (604) 688-2533 (604) 438-5545

(204) 775-8661

(416) 663-5563 (519) 884-5700

(902) 463-8411

(514) 731-7441 (514) 735-5361

AUSTRIA

Ing. Ernst Steiner

Geylinggasse 16 A 1130 Wien Phone: 22-822674 Telex: 135026

AUSTRALIA

R & D Electronics Pty Ltd.

257 Burwood Hwy. Burwood, Vic. 3125 Phone: 3-288-8232 Telex: AA33288

R & D Electronics Ptv Ltd.

133 Alexander St. Crows Nest-2065 Phone: 2-439-5488 Telex: AA25468

BELGIUM

Ritro Electronics, B.V.

Plantin & Moretuslei 172 B 2000 Antwerp Phone: 31-353272 Telex: 33637

DENMARK

C-88

Uldvejen 10 DK 2970 Horsholm Phone: 2-570888 Telex: 37578

ENGLAND

Monolithic Memories Ltd.

Lynwood House 1 Camp Road Farnborough Hampshire GU14 6EN Phone: (0252) 517431 Telex: 858051 MONO UK G

Memory Devices Ltd. Central Avenue East Molesey KT8 OSN Phone: 1-9411066 Telex: 929962

Macro Marketing Ltd.

396 Bath Road Slough, Berkshire Phone: 628663011 Telex: 847083

Dice Only:

Hy-Comp Ltd. 7 Shield Road Ashford. Middlesex TW15 IAV Phone: (07842) 46273 Telex: 923802

FINLAND

Telercas O.Y. P.O. Box 2 01511 Vantaa 51 Phone: 0-821655 Telex: 12111

FRANCE

Monolithic Memories France S.A.R.L.

Silic 463 94613 Rungis Cedex Phone: 1-6874500 Telex: 202146

FRANCE (continued)

Alfatronic S.A.R.L.

La Tour d'Asnieres 4 Avenue Laurent Cely F 92606 Asnieres Phone: 1-7914444 Telex: 612790

Generim S.A.R.L., Zone d'Activities de Courtaboeuf

Avenue de la Baltique P.O. Box 88 91943 Les Ulis Cedex Phone: 1-9077878 Telex: 691700

GERMANY

Monolithic Memories, GmbH

Mauerkircherstr 4 8000 Munich 80 Phone: 89-984961 Telex: 524385 Fax: 89-983162

Astronic GmbH

Winzerstrasse 47D 8000 Munich 40 Phone: 304011 Telex: 5216187

Dr. Dohrenberg Vertriess GmbH

Bayreuther Strabe 3 1000 Berlin 30 Phone: 030-2138043-45 Telex: 0184860

Elcowa GmbH

Strabe Der Republik 17-19 Postfach 129409 6200 Wiesbaden Phone: 06121-65005 Telex: 04186202

Electronic 2000 Vertriebs GmbH

Neumarkter Strasse 75 8000 Munich 80 Phone: 89-434061 Telex: 522561

Nordelektronik GmbH KG

Harksheiderweg 238-240 2085 Quickborn Phone: 04106-4031 Telex: 214299

Positron Bauelemente Vertriebs GmbH

Benzstrasse 1 Postfach 1140 7016 Gerlingen-Stuttgart Phone: 07 156-23051 Telex: 7245266

INDIA

Components & Systems Ltd.

3481, Najaji Subhash Marg. Daryaganj, New Delhi—110002 Phone: 011-27388

ISRAEL

TELSYS Ltd.

12 Kehilat Venetsia St. Tel Aviv Phone: 972482126 Telex: 032392

ITALY

Comprel S.R.L. Viale Romagna 1 20092 Cinisello Balsamo/Milano Phone: 2-6120641 Telex: 332484

JAPAN

Monolithic Memories Japan KK 4-5-15, Sendagaya

Shibuya-Ku Tokyo 151 Phone: 3-4039061 Telex: 781-26364

NETHERLANDS

Ritro Electronics, B.V. P.O. Box 7035 5605 JA Eindhoven Netherlands Phone: 040-525355 Telex: 59527 RIENV ML

NORWAY

Henaco A/S P.O. Box 248 Okern Torqvei 13 Oslo 5 Phone: 2-157550 Telex: 16716

SOUTH AFRICA

Radiokom Ltd. P.O. Box 56310 Pinegowrie 2123 Phone: 789-1400 Telex: 424822

SOUTH AMERICA Intectra

2349 Charleston Rd. Mountain View, CA 94043 Phone: (415) 967-8818 Telex: 910-345545

SPAIN Sagitron

C/Castello, 25, 2 Madrid 1 Phone: 88-011-27-402-6085 Telex: 43819

SWEDEN

NAXAB Box 4115 S 17104 Solna Phone: 8-985140 Telex: 17912

SWITZERLAND

Industrade AG Gemsenstrasse 2 CH 8021 Zurich Phone: 01-3632230 Telex: 56788

TAIWAN

Multitech International Corp. 2nd Floor 977 Min Shene East Road Taipei, Taiwan R.O.C. Phone: 8-011-86 Telex: 23756



Americas Monolithic Memories

1165 East Arques Avenue Sunnyvale, CA 94086 Phone (408) 739-3535 Telex (910) 339-9229

France

Monolithic Memories France S.A.R.L.

Silic 463 F 94613 Rungis Cedex France • Phone 1-6874500 Telex 202146 Fax 1-6876825

Japan

Monolithic Memories Japan KK

Shibuya-Ku Tokyo 151 Japan Phone 3-4039061 Telex 781-26364 Fax 3-4040570

United Kingdom

Monolithic Memories, Ltd.

Lynwood House 1 Camp Road Farnborough, Hampshire England GU146EN Phone (0252) 517431 Telex 858051 MONO UKG Fax (0252) 43724

Germany

Monolithic Memories, GmbH

Mauerkircherstr 4 D 8000 Munich 80 West Germany Phone 89-984961 Telex 524385 Fax 89-983162

Monolithic Memories reserves the right to make changes in order to improve circuitry and supply the best product possible.

Monolithic Memories cannot assume responsibility for the use of any circuitry described other than circuitry entirely embodied in their product. No other circuit patent licenses are implied.